{"id":"https://openalex.org/W2120312663","doi":"https://doi.org/10.1109/icecs.2010.5724722","title":"A new parallel algorithm for full-digital phase-locked loop for high-throughput carrier and timing recovery systems","display_name":"A new parallel algorithm for full-digital phase-locked loop for high-throughput carrier and timing recovery systems","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2120312663","doi":"https://doi.org/10.1109/icecs.2010.5724722","mag":"2120312663"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2010.5724722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109872399","display_name":"Keitarou Kondou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122684","display_name":"Sony Computer Science Laboratories","ror":"https://ror.org/02nc46417","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210122684"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Keitarou Kondou","raw_affiliation_strings":["Core Device Development Group, Sony Corporation, Tokyo, Japan","Core Device Development Group, Sony Corporation, 5-1-12, Kitashinagawa, Shinagawa-ku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Core Device Development Group, Sony Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210122684"]},{"raw_affiliation_string":"Core Device Development Group, Sony Corporation, 5-1-12, Kitashinagawa, Shinagawa-ku, Tokyo, Japan","institution_ids":["https://openalex.org/I4210122684"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073353717","display_name":"Makoto Noda","orcid":"https://orcid.org/0000-0002-7340-6066"},"institutions":[{"id":"https://openalex.org/I4210122684","display_name":"Sony Computer Science Laboratories","ror":"https://ror.org/02nc46417","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210122684"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Noda","raw_affiliation_strings":["Core Device Development Group, Sony Corporation, Tokyo, Japan","Core Device Development Group, Sony Corporation, 5-1-12, Kitashinagawa, Shinagawa-ku, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Core Device Development Group, Sony Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210122684"]},{"raw_affiliation_string":"Core Device Development Group, Sony Corporation, 5-1-12, Kitashinagawa, Shinagawa-ku, Tokyo, Japan","institution_ids":["https://openalex.org/I4210122684"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5109872399"],"corresponding_institution_ids":["https://openalex.org/I4210122684"],"apc_list":null,"apc_paid":null,"fwci":1.1546,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81519362,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1156","last_page":"1159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6983031034469604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6466693878173828},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6359860301017761},{"id":"https://openalex.org/keywords/carrier-recovery","display_name":"Carrier recovery","score":0.6192125082015991},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5418030619621277},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.5230627655982971},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5169524550437927},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.460420161485672},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.45127999782562256},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4332120716571808},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.42818015813827515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35089847445487976},{"id":"https://openalex.org/keywords/carrier-signal","display_name":"Carrier signal","score":0.21548858284950256},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14217814803123474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13960188627243042},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13622459769248962},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10739386081695557},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09438347816467285}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6983031034469604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6466693878173828},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6359860301017761},{"id":"https://openalex.org/C17877974","wikidata":"https://www.wikidata.org/wiki/Q2375705","display_name":"Carrier recovery","level":4,"score":0.6192125082015991},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5418030619621277},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.5230627655982971},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5169524550437927},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.460420161485672},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.45127999782562256},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4332120716571808},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.42818015813827515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35089847445487976},{"id":"https://openalex.org/C102260082","wikidata":"https://www.wikidata.org/wiki/Q499193","display_name":"Carrier signal","level":3,"score":0.21548858284950256},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14217814803123474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13960188627243042},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13622459769248962},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10739386081695557},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09438347816467285},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2010.5724722","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724722","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5400000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2097619551","https://openalex.org/W2102814691","https://openalex.org/W2114811723","https://openalex.org/W2120579245","https://openalex.org/W2121011773","https://openalex.org/W2150366636","https://openalex.org/W2771548086","https://openalex.org/W2821870951","https://openalex.org/W6674597391","https://openalex.org/W6682227499"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W2353997301","https://openalex.org/W2082469970","https://openalex.org/W2380122538","https://openalex.org/W2358066344","https://openalex.org/W2389223908","https://openalex.org/W2389578541","https://openalex.org/W3149081039"],"abstract_inverted_index":{"A":[0],"parallel":[1,67],"algorithm":[2,21,45],"for":[3,8,31,70,106],"a":[4,28,32,71,96,107],"full-digital":[5],"phase-locked":[6],"loop":[7],"high-throughput":[9],"adaptive":[10],"carrier":[11,72],"and":[12,27,54,73],"timing":[13,74],"recovery":[14,75],"systems":[15],"has":[16],"been":[17],"developed.":[18],"The":[19,43],"proposed":[20],"separately":[22],"estimates":[23],"an":[24],"initial":[25],"phase":[26],"period":[29],"fluctuation":[30],"sampled":[33],"signal,":[34],"whereas":[35],"they":[36],"are":[37],"simultaneously":[38],"estimated":[39],"by":[40,51,59],"conventional":[41,66],"algorithms.":[42,68],"new":[44],"increases":[46],"the":[47,56,80],"pull-in":[48],"frequency":[49],"range":[50],"1.6":[52],"times":[53],"reduces":[55],"convergence":[57],"time":[58],"41":[60],"%,":[61],"compared":[62],"to":[63],"those":[64],"of":[65,84,100],"Hardware":[69],"system":[76],"utilizing":[77],"interpolation":[78],"with":[79],"maximum":[81],"bit":[82],"rate":[83],"6.9":[85],"Gb/s":[86],"was":[87],"designed":[88],"using":[89],"40":[90],"nm":[91],"CMOS":[92],"technology,":[93],"resulting":[94],"in":[95],"practical":[97],"cell":[98],"area":[99],"0.081":[101],"\u03bcm":[102],"<sup":[103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[105],"60":[108],"GHz":[109],"millimeter-wave-based":[110],"wireless":[111],"communication":[112],"application.":[113]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}