{"id":"https://openalex.org/W2124759970","doi":"https://doi.org/10.1109/icecs.2010.5724670","title":"Highly integrated packet-based AER communication infrastructure with 3Gevent/S throughput","display_name":"Highly integrated packet-based AER communication infrastructure with 3Gevent/S throughput","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2124759970","doi":"https://doi.org/10.1109/icecs.2010.5724670","mag":"2124759970"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2010.5724670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001932535","display_name":"Stefan Hartmann","orcid":"https://orcid.org/0000-0003-1849-0784"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Hartmann","raw_affiliation_strings":["Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061480307","display_name":"Stefan Schiefer","orcid":"https://orcid.org/0000-0001-6012-8012"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Schiefer","raw_affiliation_strings":["Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043520617","display_name":"Stefan Scholze","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Scholze","raw_affiliation_strings":["Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003942211","display_name":"Johannes Partzsch","orcid":"https://orcid.org/0000-0002-6286-5064"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Partzsch","raw_affiliation_strings":["Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071241846","display_name":"Christian Mayr","orcid":"https://orcid.org/0000-0003-3502-0872"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Mayr","raw_affiliation_strings":["Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109261391","display_name":"S. Henker","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Henker","raw_affiliation_strings":["Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Schuffny","raw_affiliation_strings":["Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel VLSI Systems and Neural Circuits, Technical University of Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"950","last_page":"953"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7928516864776611},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7560655474662781},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.7422233819961548},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5309255719184875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5143119096755981},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5042926073074341},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.48150548338890076},{"id":"https://openalex.org/keywords/serialization","display_name":"Serialization","score":0.47608867287635803},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.474120169878006},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4426795542240143},{"id":"https://openalex.org/keywords/communications-protocol","display_name":"Communications protocol","score":0.4417560398578644},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39294520020484924},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30211636424064636},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1250879466533661},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10520952939987183},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08198300004005432}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7928516864776611},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7560655474662781},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.7422233819961548},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5309255719184875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5143119096755981},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5042926073074341},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.48150548338890076},{"id":"https://openalex.org/C52723943","wikidata":"https://www.wikidata.org/wiki/Q1127410","display_name":"Serialization","level":2,"score":0.47608867287635803},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.474120169878006},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4426795542240143},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.4417560398578644},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39294520020484924},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30211636424064636},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1250879466533661},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10520952939987183},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08198300004005432},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2010.5724670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1498161000","https://openalex.org/W2069552454","https://openalex.org/W2073094401","https://openalex.org/W2095725009","https://openalex.org/W2107994122","https://openalex.org/W2111087492","https://openalex.org/W2124311906","https://openalex.org/W3142448072"],"related_works":["https://openalex.org/W2986579802","https://openalex.org/W3108691306","https://openalex.org/W4385753159","https://openalex.org/W4387251107","https://openalex.org/W4214914769","https://openalex.org/W2166309310","https://openalex.org/W4200152843","https://openalex.org/W3033201189","https://openalex.org/W236169673","https://openalex.org/W2109294620"],"abstract_inverted_index":{"One":[0],"of":[1,14,29,32,58,67,83,98,161],"the":[2,12,15,19,35,59,73,78,135],"main":[3],"challenges":[4],"in":[5,72],"large":[6],"scale":[7],"neuromorphic":[8,92],"VLSI":[9],"systems":[10],"is":[11],"design":[13,82],"communication":[16,21,69,97,137],"infrastructure.":[17],"Traditionally,":[18],"neural":[20],"has":[22,46,102,128,164],"been":[23,47,103,129,165],"done":[24],"via":[25,39,55],"parallel":[26],"asynchronous":[27],"transmission":[28,53,126],"Address-Event-Representations":[30],"(AER)":[31],"pulses,":[33],"while":[34],"configuration":[36,71],"was":[37],"achieved":[38],"off-the-shelf":[40],"chip":[41],"connect":[42],"protocols.":[43],"Recently,":[44],"there":[45],"a":[48,56,88,106,157],"move":[49],"towards":[50],"greater":[51,124],"event":[52,96,125,152],"speed":[54],"serialization":[57],"AER":[60],"protocols,":[61],"as":[62,64,151],"well":[63],"an":[65,85],"integration":[66,163],"both":[68],"and":[70,80,118,154],"same":[74],"interface.":[75],"We":[76],"present":[77],"PCB":[79],"FPGA":[81],"such":[84,150],"interface":[86],"for":[87,143],"newly":[89],"developed":[90],"waferscale":[91],"system.":[93],"The":[94,145],"serial":[95],"other":[99,133],"current":[100],"approaches":[101],"refined":[104],"into":[105],"packet":[107],"based":[108],"synchronous":[109],"(rather":[110],"than":[111],"asynchronous)":[112],"protocol,":[113],"which":[114],"offers":[115,147],"better":[116],"flexibility":[117],"bandwidth":[119,138],"utilization.":[120],"A":[121],"factor":[122],"30\u2013100":[123],"rate":[127],"achieved.":[130,166],"Compared":[131],"to":[132],"approaches,":[134],"full":[136],"can":[139],"also":[140],"be":[141],"employed":[142],"configuration.":[144],"system":[146],"additional":[148],"functionality,":[149],"storage":[153],"replay.":[155],"Also,":[156],"very":[158],"high":[159],"degree":[160],"mechanical":[162]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":7},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}