{"id":"https://openalex.org/W1992148609","doi":"https://doi.org/10.1109/icecs.2010.5724624","title":"SysPy: using Python for processor-centric SoC design","display_name":"SysPy: using Python for processor-centric SoC design","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W1992148609","doi":"https://doi.org/10.1109/icecs.2010.5724624","mag":"1992148609"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2010.5724624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041636394","display_name":"Evangelos Logaras","orcid":"https://orcid.org/0000-0003-4921-3819"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Evangelos Logaras","raw_affiliation_strings":["Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece","[Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"[Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece]","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070325341","display_name":"\u0397\u03bb\u03af\u03b1\u03c2 \u03a3. \u039c\u03b1\u03bd\u03c9\u03bb\u03ac\u03ba\u03bf\u03c2","orcid":"https://orcid.org/0000-0001-6376-0419"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Elias S. Manolakos","raw_affiliation_strings":["Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece","[Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]},{"raw_affiliation_string":"[Department of Informatics and Telecommunications, National and Kapodistrian University of Athens, Greece]","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I200777214"],"apc_list":null,"apc_paid":null,"fwci":0.1755,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.3554564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"762","last_page":"765"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13650","display_name":"Computational Physics and Python Applications","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.7565976977348328},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7310916185379028},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4973123371601105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4052301347255707},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3978230357170105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3343935012817383},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3329432010650635}],"concepts":[{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.7565976977348328},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7310916185379028},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4973123371601105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4052301347255707},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3978230357170105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3343935012817383},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3329432010650635}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2010.5724624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1589266946","https://openalex.org/W1869677288","https://openalex.org/W2103581911","https://openalex.org/W2185381447","https://openalex.org/W4231627457","https://openalex.org/W6635323492","https://openalex.org/W6639336652","https://openalex.org/W7027716524"],"related_works":["https://openalex.org/W2341492732","https://openalex.org/W3187193180","https://openalex.org/W106542691","https://openalex.org/W1699080303","https://openalex.org/W4297799326","https://openalex.org/W3116064965","https://openalex.org/W4287027380","https://openalex.org/W3193760048","https://openalex.org/W2207495067","https://openalex.org/W1906486629"],"abstract_inverted_index":{"Although":[0],"software":[1],"engineers":[2],"have":[3,50],"high":[4,114],"performance":[5,189],"algorithms":[6],"that":[7,106,127],"could":[8],"be":[9,97],"implemented":[10],"power-efficiently":[11],"as":[12,79],"embedded":[13],"Systems":[14],"on":[15,125],"Chip":[16],"(SoC)":[17],"with":[18],"modern":[19],"FPGAs,":[20],"there":[21],"is":[22,177],"still":[23],"no":[24],"easy":[25],"path":[26],"for":[27,60,153,167,187],"them":[28],"to":[29,35,52,112,147],"a":[30,47,80,154,163],"hardware":[31,102],"realization,":[32],"mainly":[33],"due":[34],"the":[36,54,69,72,107,144,149,168],"lack":[37],"of":[38,46,56,71,122],"appropriate":[39],"design":[40,186],"tools.":[41],"We":[42],"present":[43],"an":[44],"overview":[45],"tool":[48,63,108],"we":[49],"developed":[51],"boost":[53],"productivity":[55],"processor-centric":[57],"SoC":[58,175,188],"designs":[59],"FPGAs.":[61],"Our":[62],"called":[64],"SysPy":[65,95],"(System":[66],"Python)":[67],"exploits":[68],"strengths":[70],"popular":[73],"Python":[74,105],"scripting":[75],"language":[76],"and":[77,89,160,183],"acts":[78],"\u201cglue":[81],"software\u201d":[82],"between":[83],"mature":[84],"HDLs,":[85],"ready-to-use":[86],"VHDL":[87,132,165],"components":[88,103,126],"programmable":[90,155],"processor":[91,156],"soft":[92,157],"IP":[93,158],"cores.":[94],"can":[96],"used":[98],"to:":[99],"(i)":[100],"describe":[101],"in":[104,130,178],"will":[109],"automatically":[110,161],"translate":[111],"correct":[113],"quality":[115],"VHDL,":[116],"(ii)":[117],"build":[118],"top-level":[119,174],"structural":[120],"descriptions":[121],"SoCs":[123],"based":[124],"are":[128],"defined":[129],"Python,":[131,179],"or":[133],"pre-synthesized":[134],"netlist":[135],"files,":[136],"(iii)":[137],"implement":[138],"without":[139],"any":[140],"user":[141],"effort":[142],"all":[143],"steps":[145],"needed":[146],"take":[148],"user's":[150],"C":[151],"code":[152],"core":[159],"produce":[162],"synthesizable":[164],"description":[166,176],"targeted":[169],"Xilinx":[170],"FPGA":[171],"device.":[172],"The":[173],"facilitating":[180],"Hw/Sw":[181],"re-partitioning":[182],"efficient":[184],"iterative":[185],"tuning.":[190]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}