{"id":"https://openalex.org/W2098361120","doi":"https://doi.org/10.1109/icecs.2010.5724503","title":"A NoC-based multi-{soft}core with 16 cores","display_name":"A NoC-based multi-{soft}core with 16 cores","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2098361120","doi":"https://doi.org/10.1109/icecs.2010.5724503","mag":"2098361120"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2010.5724503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080943737","display_name":"Eduard Fernandez-Alonso","orcid":"https://orcid.org/0000-0002-0307-6030"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Eduard Fernandez-Alonso","raw_affiliation_strings":["Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039409058","display_name":"David Castells\u2010Rufas","orcid":"https://orcid.org/0000-0002-7181-9705"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"David Castells-Rufas","raw_affiliation_strings":["Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034719370","display_name":"Sergi Risueno","orcid":null},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sergi Risueno","raw_affiliation_strings":["Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055631615","display_name":"Jordi Carrabina","orcid":"https://orcid.org/0000-0002-9540-8759"},"institutions":[{"id":"https://openalex.org/I123044942","display_name":"Universitat Aut\u00f2noma de Barcelona","ror":"https://ror.org/052g8jq94","country_code":"ES","type":"education","lineage":["https://openalex.org/I123044942"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jordi Carrabina","raw_affiliation_strings":["Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Cephis, Universitat Aut\u00f2noma Barcelona, Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]},{"raw_affiliation_string":"CEPHIS, Universitat Aut\u00f2noma de Barcelona, Spain","institution_ids":["https://openalex.org/I123044942"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036404046","display_name":"Jaume Joven","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jaume Joven","raw_affiliation_strings":["LSI, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","LSI, \u00c9cole Polytechnique Fed\u00e9rale de Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"LSI, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"LSI, \u00c9cole Polytechnique Fed\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5080943737"],"corresponding_institution_ids":["https://openalex.org/I123044942"],"apc_list":null,"apc_paid":null,"fwci":1.4245,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83048838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"259","last_page":"262"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9287794828414917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7518693804740906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6989904046058655},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.6086108684539795},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6074694395065308},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.592155396938324},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5860238671302795},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5489396452903748},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4648740589618683},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4554232954978943},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.43115517497062683},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25965750217437744},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09564235806465149},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06288337707519531}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9287794828414917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7518693804740906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6989904046058655},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.6086108684539795},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6074694395065308},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.592155396938324},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5860238671302795},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5489396452903748},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4648740589618683},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4554232954978943},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.43115517497062683},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25965750217437744},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09564235806465149},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06288337707519531}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2010.5724503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W84466086","https://openalex.org/W1515668834","https://openalex.org/W1568869856","https://openalex.org/W1599944493","https://openalex.org/W1838445182","https://openalex.org/W1967643283","https://openalex.org/W2073794931","https://openalex.org/W2106200299","https://openalex.org/W2116514950","https://openalex.org/W2128020218","https://openalex.org/W2160642395","https://openalex.org/W3150331606","https://openalex.org/W4285719527","https://openalex.org/W6634099187","https://openalex.org/W6642048299"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W4297990507","https://openalex.org/W2560375935","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W3198758847","https://openalex.org/W2098361120"],"abstract_inverted_index":{"The":[0],"number":[1],"of":[2,13,46,113],"resources":[3],"available":[4],"in":[5],"the":[6,11,57],"largest":[7],"reconfigurable":[8],"devices":[9],"enables":[10],"synthesis":[12],"systems":[14,29,67],"with":[15,125],"more":[16],"than":[17],"100":[18],"Soft-Core":[19,117],"processors.":[20],"Although":[21],"a":[22,53,107,109],"feasible":[23],"and":[24,33,42,75,80,102,122],"attainable":[25],"option,":[26],"few":[27,34],"such":[28,93],"have":[30,90],"been":[31,91,120],"built":[32,121],"published":[35],"works":[36],"propose":[37],"methods":[38],"to":[39,59,77,81],"create,":[40],"program":[41],"optimize":[43],"this":[44,49,86],"kind":[45],"system.":[47],"In":[48,85],"work":[50],"we":[51],"present":[52],"methodology":[54,87],"that":[55],"helps":[56],"designer":[58],"build":[60],"Multi":[61],"Processor":[62],"System":[63],"on":[64,69,71],"Chip":[65,72],"(MPSoC)":[66],"based":[68],"Network":[70],"(NoC)":[73],"interconnection,":[74],"also":[76],"develop":[78],"applications":[79],"analyze":[82],"their":[83],"performance.":[84],"several":[88,126],"tools":[89],"combined":[92],"as":[94],"SOPC":[95],"builder":[96],"from":[97,100,104],"Altera,":[98],"NoCMaker":[99],"UAB,":[101],"Vampir":[103],"GWT-TUD.":[105],"As":[106],"result,":[108],"NoC-based":[110],"MPSoC":[111],"consisting":[112],"16":[114],"NIOS":[115],"II":[116],"processors":[118],"has":[119],"successfully":[123],"tested":[124],"applications.":[127]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}