{"id":"https://openalex.org/W2171262322","doi":"https://doi.org/10.1109/icecs.2010.5724442","title":"Analysis of compressor architectures in MOS current-mode logic","display_name":"Analysis of compressor architectures in MOS current-mode logic","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2171262322","doi":"https://doi.org/10.1109/icecs.2010.5724442","mag":"2171262322"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2010.5724442","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724442","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090206984","display_name":"Giuseppe Caruso","orcid":"https://orcid.org/0000-0002-2676-3415"},"institutions":[{"id":"https://openalex.org/I900890020","display_name":"University of Palermo","ror":"https://ror.org/044k9ta02","country_code":"IT","type":"education","lineage":["https://openalex.org/I900890020"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Caruso","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronica e delle Telecomunicazioni, University of Palermo, Palermo, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica e delle Telecomunicazioni, University of Palermo, Palermo, Italy","institution_ids":["https://openalex.org/I900890020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021930235","display_name":"Daniela Di Sclafani","orcid":null},"institutions":[{"id":"https://openalex.org/I900890020","display_name":"University of Palermo","ror":"https://ror.org/044k9ta02","country_code":"IT","type":"education","lineage":["https://openalex.org/I900890020"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Daniela Di Sclafani","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica, Elettronica e delle Telecomunicazioni, University of Palermo, Palermo, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica e delle Telecomunicazioni, University of Palermo, Palermo, Italy","institution_ids":["https://openalex.org/I900890020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I900890020"],"apc_list":null,"apc_paid":null,"fwci":0.8692,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.78792032,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/gas-compressor","display_name":"Gas compressor","score":0.8088071346282959},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6444528102874756},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.6406160593032837},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5779274106025696},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4948558211326599},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.491195410490036},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4634084403514862},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.44093799591064453},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4373458921909332},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41194069385528564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3737298250198364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2524675726890564}],"concepts":[{"id":"https://openalex.org/C131097465","wikidata":"https://www.wikidata.org/wiki/Q178898","display_name":"Gas compressor","level":2,"score":0.8088071346282959},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6444528102874756},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.6406160593032837},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5779274106025696},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4948558211326599},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.491195410490036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4634084403514862},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.44093799591064453},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4373458921909332},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41194069385528564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3737298250198364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2524675726890564},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2010.5724442","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2010.5724442","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 17th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unipa.it:10447/53505","is_oa":false,"landing_page_url":"http://hdl.handle.net/10447/53505","pdf_url":null,"source":{"id":"https://openalex.org/S4306401065","display_name":"Nova Science Publishers (Nova Science Publishers, Inc.)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1997433601","https://openalex.org/W2047206600","https://openalex.org/W2108138641","https://openalex.org/W2111016924","https://openalex.org/W2115762596","https://openalex.org/W2127974982","https://openalex.org/W2136752682","https://openalex.org/W2150210181","https://openalex.org/W2153083613","https://openalex.org/W6677464167"],"related_works":["https://openalex.org/W2049889603","https://openalex.org/W2136406454","https://openalex.org/W2901267638","https://openalex.org/W2171305391","https://openalex.org/W2171302144","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733"],"abstract_inverted_index":{"This":[0,55],"paper":[1],"is":[2],"concerned":[3],"with":[4],"the":[5,8,59,68,91],"design":[6],"and":[7,33,36,80],"comparison":[9],"of":[10,48,76],"different":[11],"compressor":[12,49,88],"architectures":[13,26,38,60],"for":[14,30,39,45,71],"high":[15],"performance":[16],"multipliers":[17],"in":[18,74,95],"MOS":[19],"current-mode":[20],"logic":[21],"(MCML).":[22],"More":[23],"specifically,":[24],"three":[25],"have":[27,50],"been":[28,51],"designed":[29,94],"3-2,":[31],"4-2":[32],"5-2":[34],"compressors":[35,92],"two":[37],"7-2":[40],"compressors.":[41],"The":[42],"various":[43],"implementations":[44],"each":[46],"type":[47],"compared":[52],"one":[53],"another.":[54],"investigation":[56],"indicates":[57],"that":[58],"based":[61],"exclusively":[62],"on":[63],"three-level":[64],"MCML":[65,72],"gates":[66],"are":[67,84],"most":[69],"suitable":[70],"implementation":[73],"terms":[75],"speed,":[77],"power":[78],"consumption":[79],"area.":[81],"Design":[82],"guidelines":[83],"provided":[85],"to":[86],"improve":[87],"performance.":[89],"All":[90],"were":[93],"a":[96],"TSMC":[97],"180nm":[98],"CMOS":[99],"technology.":[100]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}