{"id":"https://openalex.org/W2149583958","doi":"https://doi.org/10.1109/icecs.2009.5410993","title":"Optimum clock slope for flip-flops within a clock domain: Analysis and a case study","display_name":"Optimum clock slope for flip-flops within a clock domain: Analysis and a case study","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2149583958","doi":"https://doi.org/10.1109/icecs.2009.5410993","mag":"2149583958"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California Berkeley, USA","Department of Information Engineering, University of Sienna, Italy"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Information Engineering, University of Sienna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052270052","display_name":"Elio Consoli","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Elio Consoli","raw_affiliation_strings":["Department of Electrical, Electronic and Systems Engineering, Universita Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Systems Engineering, Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Department of Electrical, Electronic and Systems Engineering, Universita Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Systems Engineering, Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052037141"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16226264,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7993813157081604},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7907581329345703},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7486709356307983},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7249882221221924},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7059893608093262},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6445072293281555},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6064793467521667},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5621342658996582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5474954843521118},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48270273208618164},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.470779150724411},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4546341300010681},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4422897398471832},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.4226493835449219},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.38120293617248535},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3296622633934021},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3152649700641632},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20535671710968018},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18045109510421753},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17443087697029114},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1079045832157135}],"concepts":[{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7993813157081604},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7907581329345703},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7486709356307983},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7249882221221924},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7059893608093262},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6445072293281555},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6064793467521667},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5621342658996582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5474954843521118},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48270273208618164},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.470779150724411},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4546341300010681},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4422897398471832},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4226493835449219},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.38120293617248535},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3296622633934021},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3152649700641632},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20535671710968018},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18045109510421753},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17443087697029114},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1079045832157135}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2009.5410993","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410993","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/37296","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/37296","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1594033353","https://openalex.org/W2112096506","https://openalex.org/W2124460294","https://openalex.org/W2131239505","https://openalex.org/W2133667515","https://openalex.org/W2134890590","https://openalex.org/W2139250338","https://openalex.org/W2150547314","https://openalex.org/W2273929568","https://openalex.org/W3089937351","https://openalex.org/W4231252248"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W4247180033","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2090213929","https://openalex.org/W3199387640","https://openalex.org/W2617666058"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"the":[3,10,22,30,42,46,50,57,61,66,71,93,101,106,115],"impact":[4,107],"of":[5,13,32,74,87,100,118],"clock":[6,15,23,51,68,78,96,102],"slope":[7,24,52,79,103],"specification":[8,53],"on":[9,108,125],"energy":[11,39,72,85],"consumption":[12],"a":[14,33,126],"domain":[16],"is":[17,80,112],"analyzed.":[18],"Results":[19],"show":[20],"that":[21,63,82],"requirement":[25],"can":[26],"be":[27],"relaxed":[28],"at":[29],"cost":[31],"very":[34],"small":[35],"speed":[36],"penalty":[37],"and":[38],"increase":[40],"in":[41],"flip-flops":[43],"(FFs).":[44],"On":[45],"other":[47],"hand,":[48],"relaxing":[49],"allows":[54],"for":[55,114],"downsizing":[56],"local":[58,109],"buffers":[59],"driving":[60],"FFs":[62,120],"belong":[64],"to":[65,84,92,123],"same":[67],"domain.":[69],"From":[70],"point":[73],"view,":[75],"an":[76],"optimum":[77],"found":[81],"leads":[83],"savings":[86],"30":[88],"\u00f7":[89],"40%":[90],"compared":[91],"usually":[94],"adopted":[95],"slopes.":[97],"The":[98],"effectiveness":[99],"optimization,":[104],"including":[105],"skew/jitter":[110],"sources,":[111],"discussed":[113],"typical":[116],"case":[117],"Master-Slave":[119],"by":[121],"resorting":[122],"simulations":[124],"65-nm":[127],"CMOS":[128],"technology.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}