{"id":"https://openalex.org/W2104753550","doi":"https://doi.org/10.1109/icecs.2009.5410952","title":"An efficient RNM compensation topology with voltage buffer and nulling resistors for large-capacitive-load three-stage OTAs","display_name":"An efficient RNM compensation topology with voltage buffer and nulling resistors for large-capacitive-load three-stage OTAs","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2104753550","doi":"https://doi.org/10.1109/icecs.2009.5410952","mag":"2104753550"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055196101","display_name":"D. Marano","orcid":"https://orcid.org/0000-0001-9433-4199"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Marano","raw_affiliation_strings":["DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e1 di Catania, Catania, Italy","DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e0 di Catania, Viale Andrea Doria 6, I-95125 - Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e1 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e0 di Catania, Viale Andrea Doria 6, I-95125 - Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e1 di Catania, Catania, Italy","DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e0 di Catania, Viale Andrea Doria 6, I-95125 - Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e1 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e0 di Catania, Viale Andrea Doria 6, I-95125 - Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pennisi","raw_affiliation_strings":["DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e1 di Catania, Catania, Italy","DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e0 di Catania, Viale Andrea Doria 6, I-95125 - Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e1 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"DIEES (Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi), Universit\u00e0 di Catania, Viale Andrea Doria 6, I-95125 - Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I39063666"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"40","issue":null,"first_page":"128","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.6987336874008179},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6943913102149963},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.6342283487319946},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.6316004991531372},{"id":"https://openalex.org/keywords/frequency-compensation","display_name":"Frequency compensation","score":0.5927029848098755},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.5742798447608948},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5626797080039978},{"id":"https://openalex.org/keywords/buffer-amplifier","display_name":"Buffer amplifier","score":0.4974515736103058},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4943532943725586},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.4852421283721924},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.48351338505744934},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46736642718315125},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.4652380049228668},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.43579012155532837},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.4224978983402252},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4034706950187683},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38865089416503906},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38017359375953674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3637658655643463},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2896924614906311},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19421660900115967},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.10686466097831726},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.07460501790046692}],"concepts":[{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.6987336874008179},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6943913102149963},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.6342283487319946},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.6316004991531372},{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.5927029848098755},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.5742798447608948},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5626797080039978},{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.4974515736103058},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4943532943725586},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.4852421283721924},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.48351338505744934},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46736642718315125},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.4652380049228668},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.43579012155532837},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.4224978983402252},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4034706950187683},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38865089416503906},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38017359375953674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3637658655643463},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2896924614906311},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19421660900115967},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.10686466097831726},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.07460501790046692},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410952","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410952","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1562592473","https://openalex.org/W1968300101","https://openalex.org/W1974779192","https://openalex.org/W2011100675","https://openalex.org/W2014643058","https://openalex.org/W2016148407","https://openalex.org/W2076027811","https://openalex.org/W2109370051","https://openalex.org/W2144525911","https://openalex.org/W2147121405","https://openalex.org/W2158296320","https://openalex.org/W2161583624","https://openalex.org/W6681433793"],"related_works":["https://openalex.org/W4382808369","https://openalex.org/W4308329820","https://openalex.org/W2786507360","https://openalex.org/W2991515375","https://openalex.org/W2353368274","https://openalex.org/W2563073510","https://openalex.org/W2588437499","https://openalex.org/W4293061066","https://openalex.org/W2168334667","https://openalex.org/W2343244569"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"and":[3,31,36,52,81,109],"develops":[4],"an":[5],"original":[6],"compensation":[7,30,42,103],"approach":[8,100],"for":[9],"low-power":[10],"three-stage":[11,76],"operational":[12],"transconductance":[13],"amplifiers":[14],"driving":[15],"large":[16],"capacitive":[17],"loads.":[18],"The":[19],"proposed":[20,99],"solution":[21],"is":[22,70],"based":[23],"on":[24,74],"the":[25,41,60,66,90,98],"basic":[26],"reversed":[27],"nested":[28],"Miller":[29],"exploits":[32],"a":[33,46,75,94],"voltage":[34],"buffer":[35],"two":[37],"nulling":[38],"resistors":[39],"in":[40,86,105],"network,":[43],"along":[44],"with":[45,89],"feedforward":[47],"stage":[48],"to":[49,84],"improve":[50],"slewing":[51],"settling":[53],"performance.":[54,111],"A":[55],"well-defined":[56],"design":[57,68],"procedure":[58],"using":[59],"loop":[61],"gain":[62],"phase":[63],"margin":[64],"as":[65],"main":[67],"parameter":[69],"also":[71],"developed.":[72],"Simulations":[73],"amplifier":[77],"are":[78,82],"carried":[79],"out":[80],"found":[83],"be":[85],"excellent":[87],"agreement":[88],"theoretical":[91],"analysis,":[92],"showing":[93],"significant":[95],"improvement":[96],"of":[97,107],"over":[101],"traditional":[102],"strategies":[104],"terms":[106],"small-signal":[108],"large-signal":[110]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}