{"id":"https://openalex.org/W2116387697","doi":"https://doi.org/10.1109/icecs.2009.5410938","title":"Class-AB output stage design for high-speed three-stage op-amps","display_name":"Class-AB output stage design for high-speed three-stage op-amps","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2116387697","doi":"https://doi.org/10.1109/icecs.2009.5410938","mag":"2116387697"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047864758","display_name":"G. Cappuccino","orcid":"https://orcid.org/0000-0001-8838-3525"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G. Cappuccino","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42C, 87036-Rende (CS), Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42C, 87036-Rende (CS), Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071970376","display_name":"Francesco Amoroso","orcid":"https://orcid.org/0000-0002-8436-9168"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. A. Amoroso","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42C, 87036-Rende (CS), Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42C, 87036-Rende (CS), Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061876852","display_name":"Andrea Pugliese","orcid":"https://orcid.org/0000-0003-4385-958X"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Pugliese","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42C, 87036-Rende (CS), Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Rende, Cosenza, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems, University of Calabria, Via P. Bucci, 42C, 87036-Rende (CS), Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047864758"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":0.2223,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6098997,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"55","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.7440547943115234},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.7224778532981873},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.6965224146842957},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5453190207481384},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.5392895936965942},{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.5172848701477051},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.503452479839325},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.448326975107193},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.4281138479709625},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41991880536079407},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3945961594581604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25450682640075684},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2501242160797119},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1985977292060852},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.17166540026664734},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.07454362511634827},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07282662391662598}],"concepts":[{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.7440547943115234},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.7224778532981873},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.6965224146842957},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5453190207481384},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.5392895936965942},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.5172848701477051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.503452479839325},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.448326975107193},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.4281138479709625},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41991880536079407},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3945961594581604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25450682640075684},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2501242160797119},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1985977292060852},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.17166540026664734},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.07454362511634827},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07282662391662598},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6100000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1974372886","https://openalex.org/W1974779192","https://openalex.org/W1978678774","https://openalex.org/W2011100675","https://openalex.org/W2031649171","https://openalex.org/W2072816683","https://openalex.org/W2086568432","https://openalex.org/W2107224510","https://openalex.org/W2125776391","https://openalex.org/W2127644813","https://openalex.org/W2139144515","https://openalex.org/W2147121405","https://openalex.org/W2160084350","https://openalex.org/W4240377337"],"related_works":["https://openalex.org/W2783539788","https://openalex.org/W4293528144","https://openalex.org/W2792031931","https://openalex.org/W2341419291","https://openalex.org/W3113698884","https://openalex.org/W2074850648","https://openalex.org/W2953413763","https://openalex.org/W2556688074","https://openalex.org/W1530143999","https://openalex.org/W4225146906"],"abstract_inverted_index":{"A":[0],"new":[1,68],"design":[2,36],"approach":[3,40,69],"for":[4,23],"three-stage":[5,25],"operational":[6],"amplifiers":[7,26],"(op-amps)":[8],"is":[9],"proposed.":[10],"It":[11],"allows":[12],"to":[13,42,71,77],"actually":[14],"implement":[15],"a":[16,28,43,94],"symmetrical":[17],"push-pull":[18],"class-AB":[19],"amplifier":[20],"output":[21],"stage":[22],"well-established":[24],"using":[27],"feedforward":[29],"transconductance":[30],"stage.":[31],"Compared":[32],"with":[33],"the":[34,38,47,50,53,63,80,84,99,102],"conventional":[35],"practice,":[37],"proposed":[39,103],"leads":[41],"significant":[44],"improvement":[45],"of":[46,62,88,101],"symmetry":[48],"between":[49],"positive":[51],"and":[52],"negative":[54],"op-amp":[55,85],"step":[56],"response,":[57],"resulting":[58],"in":[59,75,86,93],"similar":[60],"values":[61],"positive/negative":[64],"settling":[65],"time.":[66],"The":[67],"proves":[70],"be":[72],"very":[73],"useful":[74],"order":[76],"fully":[78],"exploit":[79],"potentiality":[81],"allowed":[82],"by":[83],"terms":[87],"speed":[89],"performances.":[90],"Design":[91],"examples":[92],"commercial":[95],"0.35-\u00bfm":[96],"CMOS":[97],"prove":[98],"effectiveness":[100],"strategy.":[104]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}