{"id":"https://openalex.org/W2134090689","doi":"https://doi.org/10.1109/icecs.2009.5410935","title":"High throughput scalable Motion Compensation architecture for H.264/SVC video coding standard","display_name":"High throughput scalable Motion Compensation architecture for H.264/SVC video coding standard","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2134090689","doi":"https://doi.org/10.1109/icecs.2009.5410935","mag":"2134090689"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011674035","display_name":"Tha\u00edsa Leal da Silva","orcid":"https://orcid.org/0000-0002-5356-3398"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Thaisa Silva","raw_affiliation_strings":["Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043190662","display_name":"Altamiro Susin","orcid":"https://orcid.org/0000-0001-7034-5336"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Altamiro Susin","raw_affiliation_strings":["Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Microelectronics Group, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Federal University of Rio Grande do Sul, Microelectronics Group, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas-UFPel, Pelotas, Brazil","Federal University of Pelotas, Group of Architectures and Integrated Circuits, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Federal University of Pelotas, Group of Architectures and Integrated Circuits, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011674035"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17108646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8098627328872681},{"id":"https://openalex.org/keywords/motion-compensation","display_name":"Motion compensation","score":0.7772623300552368},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7312132716178894},{"id":"https://openalex.org/keywords/scalable-video-coding","display_name":"Scalable Video Coding","score":0.7281773090362549},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5938560962677002},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5732505917549133},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5436704158782959},{"id":"https://openalex.org/keywords/quarter-pixel-motion","display_name":"Quarter-pixel motion","score":0.5085328817367554},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46463727951049805},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4329044222831726},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3502095341682434},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.18616512417793274},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0775958001613617},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.06495428085327148}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8098627328872681},{"id":"https://openalex.org/C128840427","wikidata":"https://www.wikidata.org/wiki/Q1302174","display_name":"Motion compensation","level":2,"score":0.7772623300552368},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7312132716178894},{"id":"https://openalex.org/C133529210","wikidata":"https://www.wikidata.org/wiki/Q1076113","display_name":"Scalable Video Coding","level":3,"score":0.7281773090362549},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5938560962677002},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5732505917549133},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5436704158782959},{"id":"https://openalex.org/C174493125","wikidata":"https://www.wikidata.org/wiki/Q1073461","display_name":"Quarter-pixel motion","level":3,"score":0.5085328817367554},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46463727951049805},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4329044222831726},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3502095341682434},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.18616512417793274},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0775958001613617},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.06495428085327148},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410935","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W832984975","https://openalex.org/W2005471796","https://openalex.org/W2142068840","https://openalex.org/W2164101081","https://openalex.org/W2167789654","https://openalex.org/W2172073677","https://openalex.org/W6651439445"],"related_works":["https://openalex.org/W2032145508","https://openalex.org/W1579157894","https://openalex.org/W2939527329","https://openalex.org/W1530267862","https://openalex.org/W2130187254","https://openalex.org/W2127420287","https://openalex.org/W2153529351","https://openalex.org/W2362704440","https://openalex.org/W2079698029","https://openalex.org/W1541334882"],"abstract_inverted_index":{"The":[0,39,64,73],"spatial":[1,22,48],"scalability":[2],"is":[3,42],"one":[4],"of":[5,83],"the":[6,36,52,60,78,84,90],"main":[7],"features":[8],"in":[9,55,97],"scalable":[10,30],"video":[11,18],"coding":[12],"and":[13,59,87],"it":[14,50,88],"provides":[15],"an":[16],"efficient":[17],"representation":[19],"with":[20,35],"different":[21],"resolutions.":[23],"This":[24],"paper":[25],"presents":[26],"a":[27],"high":[28],"throughput":[29,92],"motion":[31,62],"compensation":[32],"architecture":[33,41,66,79],"compliant":[34],"H.264/SVC":[37],"standard.":[38],"designed":[40,65],"able":[43],"to":[44,69,93],"decode":[45,94],"two":[46,57],"dyadic":[47],"layers,":[49],"includes":[51],"Motion":[53],"Compensation":[54],"these":[56],"layers":[58],"inter-layer":[61],"prediction.":[63],"was":[67],"synthesized":[68],"Xilinx":[70],"Virtex-4":[71],"FPGA.":[72],"synthesis":[74],"results":[75],"show":[76],"that":[77],"used":[80],"23,504":[81],"LUTs":[82],"target":[85],"device":[86],"reached":[89],"necessary":[91],"4VGA":[95],"videos":[96],"real":[98],"time.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}