{"id":"https://openalex.org/W2110848993","doi":"https://doi.org/10.1109/icecs.2009.5410918","title":"Analysis of the impact of random process variations in CMOS tapered buffers","display_name":"Analysis of the impact of random process variations in CMOS tapered buffers","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2110848993","doi":"https://doi.org/10.1109/icecs.2009.5410918","mag":"2110848993"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073077735","display_name":"Massimo Alioto","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alioto Massimo","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, USA","Department of Information Engineering, University of Sienna, Italy"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Department of Information Engineering, University of Sienna, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEES Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi, Universita Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"DIEES Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi, Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109218049","display_name":"Melita Pennisi","orcid":null},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Melita Pennisi","raw_affiliation_strings":["DIEES Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi, Universita Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"DIEES Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi, Universita Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073077735"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.13351854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"60"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.788183331489563},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6595072746276855},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5970578193664551},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.586639404296875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5787428021430969},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5757654905319214},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5456919074058533},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5382018089294434},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5328880548477173},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.49624425172805786},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4464423954486847},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24768736958503723},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23282501101493835},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15559282898902893},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15126124024391174},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12840425968170166}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.788183331489563},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6595072746276855},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5970578193664551},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.586639404296875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5787428021430969},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5757654905319214},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5456919074058533},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5382018089294434},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5328880548477173},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.49624425172805786},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4464423954486847},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24768736958503723},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23282501101493835},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15559282898902893},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15126124024391174},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12840425968170166},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2009.5410918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/37298","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/37298","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W612784192","https://openalex.org/W655609028","https://openalex.org/W1893212117","https://openalex.org/W2097193789","https://openalex.org/W2110033475","https://openalex.org/W2131581217","https://openalex.org/W2134067926","https://openalex.org/W2140823559","https://openalex.org/W2159999145","https://openalex.org/W2799796486","https://openalex.org/W3103339143","https://openalex.org/W3143002681","https://openalex.org/W4229627167"],"related_works":["https://openalex.org/W1905216755","https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W1577365272"],"abstract_inverted_index":{"In":[0],"this":[1,50],"paper,":[2],"the":[3,10,31,46,55,66,77,83,102,111,116,119,125,128],"effect":[4],"of":[5,12,33,57,68,79,85,118,127],"intradie":[6,69],"process":[7,80],"variations":[8,34,70,81],"on":[9,35,82,91],"delay":[11,27,63],"tapered":[13,59,86],"buffers":[14],"designed":[15],"in":[16,23],"static":[17],"CMOS":[18],"logic":[19],"style":[20],"is":[21,43,52],"analyzed":[22],"depth.":[24],"An":[25],"analytical":[26],"model":[28,51],"accounting":[29],"for":[30,45,131],"dependency":[32],"transistor":[36],"sizing,":[37],"load":[38],"and":[39],"input":[40],"capacitance":[41],"requirement":[42],"derived":[44],"single":[47],"stage.":[48],"Then,":[49],"extended":[53],"to":[54,72,100,107],"case":[56],"N-stage":[58],"buffers.":[60,87],"The":[61],"closed-form":[62],"expressions":[64,112],"including":[65,95],"contribution":[67],"permit":[71],"gain":[73],"an":[74],"insight":[75],"into":[76],"impact":[78],"performance":[84],"Monte":[88],"Carlo":[89],"simulations":[90],"a":[92],"90-nm":[93],"technology":[94],"layout":[96],"parasitics":[97],"are":[98,105],"performed":[99],"validate":[101],"analysis.":[103],"Results":[104],"shown":[106],"agree":[108],"well":[109,123],"with":[110],"derived,":[113],"thereby":[114],"confirming":[115],"validity":[117],"underlying":[120],"assumptions,":[121],"as":[122,124],"suitability":[126],"proposed":[129],"models":[130],"design":[132],"purposes.":[133]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}