{"id":"https://openalex.org/W2159158575","doi":"https://doi.org/10.1109/icecs.2009.5410896","title":"A multi level functional verification of multistage interconnection network for MPSOC","display_name":"A multi level functional verification of multistage interconnection network for MPSOC","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2159158575","doi":"https://doi.org/10.1109/icecs.2009.5410896","mag":"2159158575"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058684077","display_name":"Yassine Aydi","orcid":"https://orcid.org/0000-0002-9911-060X"},"institutions":[{"id":"https://openalex.org/I4210131288","display_name":"National Engineering School of Tunis","ror":"https://ror.org/03b1zjt31","country_code":"TN","type":"education","lineage":["https://openalex.org/I4210131288","https://openalex.org/I63596082"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"Yassine Aydi","raw_affiliation_strings":["CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia"],"affiliations":[{"raw_affiliation_string":"CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia","institution_ids":["https://openalex.org/I4210131288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046491226","display_name":"Ramzi Tligue","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131288","display_name":"National Engineering School of Tunis","ror":"https://ror.org/03b1zjt31","country_code":"TN","type":"education","lineage":["https://openalex.org/I4210131288","https://openalex.org/I63596082"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Ramzi Tligue","raw_affiliation_strings":["CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia"],"affiliations":[{"raw_affiliation_string":"CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia","institution_ids":["https://openalex.org/I4210131288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113876376","display_name":"M. Elleuch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131288","display_name":"National Engineering School of Tunis","ror":"https://ror.org/03b1zjt31","country_code":"TN","type":"education","lineage":["https://openalex.org/I4210131288","https://openalex.org/I63596082"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Maissa Elleuch","raw_affiliation_strings":["CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia"],"affiliations":[{"raw_affiliation_string":"CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia","institution_ids":["https://openalex.org/I4210131288"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026522015","display_name":"Mohamed Abid","orcid":"https://orcid.org/0000-0001-7409-292X"},"institutions":[{"id":"https://openalex.org/I4210131288","display_name":"National Engineering School of Tunis","ror":"https://ror.org/03b1zjt31","country_code":"TN","type":"education","lineage":["https://openalex.org/I4210131288","https://openalex.org/I63596082"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mohamed Abid","raw_affiliation_strings":["CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia"],"affiliations":[{"raw_affiliation_string":"CES Laboratory, National Engineering School of Sfax (ENIS), Tunisia","institution_ids":["https://openalex.org/I4210131288"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111522416","display_name":"Jean\u2010Luc Dekeyser","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2279609970","display_name":"Universit\u00e9 de Lille","ror":"https://ror.org/02kzqn938","country_code":"FR","type":"education","lineage":["https://openalex.org/I2279609970"]},{"id":"https://openalex.org/I174424907","display_name":"Laboratoire d'Informatique Fondamentale de Lille","ror":"https://ror.org/05rhg0h08","country_code":"FR","type":"facility","lineage":["https://openalex.org/I174424907"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Luc Dekeyser","raw_affiliation_strings":["LIFL and INRIA-Futurs, University of Lille (USTL), France"],"affiliations":[{"raw_affiliation_string":"LIFL and INRIA-Futurs, University of Lille (USTL), France","institution_ids":["https://openalex.org/I174424907","https://openalex.org/I1326498283","https://openalex.org/I2279609970"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5058684077"],"corresponding_institution_ids":["https://openalex.org/I4210131288"],"apc_list":null,"apc_paid":null,"fwci":0.3428,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66306661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"48","issue":null,"first_page":"439","last_page":"442"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9651899933815002},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.808335542678833},{"id":"https://openalex.org/keywords/soundness","display_name":"Soundness","score":0.7135807275772095},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.665280818939209},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6102425456047058},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5778334140777588},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49692681431770325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4921683669090271},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.47317221760749817},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4598376154899597},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2813117504119873},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17932918667793274},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.12028476595878601},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11741438508033752}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9651899933815002},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.808335542678833},{"id":"https://openalex.org/C39920170","wikidata":"https://www.wikidata.org/wiki/Q693083","display_name":"Soundness","level":2,"score":0.7135807275772095},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.665280818939209},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6102425456047058},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5778334140777588},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49692681431770325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4921683669090271},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.47317221760749817},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4598376154899597},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2813117504119873},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17932918667793274},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.12028476595878601},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11741438508033752}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1580327099","https://openalex.org/W1903118409","https://openalex.org/W1965476003","https://openalex.org/W1973383391","https://openalex.org/W2030397744","https://openalex.org/W2108796811","https://openalex.org/W2120935637","https://openalex.org/W2147708520","https://openalex.org/W2160642395","https://openalex.org/W2161767397","https://openalex.org/W2540211551","https://openalex.org/W3000589067","https://openalex.org/W4250650050","https://openalex.org/W6634380439","https://openalex.org/W6639670584","https://openalex.org/W6681813002","https://openalex.org/W6683641807"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W4297990507","https://openalex.org/W2560375935","https://openalex.org/W2039453232","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Network":[0],"on":[1,16],"chip":[2,17],"(NOC)":[3],"has":[4],"emerged":[5],"as":[6],"a":[7,22,39,83],"promising":[8],"alternative":[9],"to":[10,81],"ensure":[11,53],"communication":[12,89],"for":[13,31,65],"Multiprocessor":[14],"systems":[15],"(MPSoC).":[18],"This":[19],"paper":[20],"proposes":[21],"hybrid":[23,79],"verification":[24,58,68],"approach":[25,59,80],"of":[26,42,56,69,77],"Delta":[27,70],"multistage":[28],"interconnection":[29],"networks":[30],"MPSoC.":[32],"At":[33],"the":[34,43,46,54,75,78,88],"generic":[35],"level,":[36],"we":[37],"propose":[38],"formal":[40],"specification":[41],"network":[44],"in":[45],"ACL2":[47],"theorem":[48],"proving":[49],"environment.":[50],"We":[51,72],"will":[52],"soundness":[55],"our":[57],"by":[60],"using":[61],"programmable":[62],"logic":[63],"circuits":[64],"fast":[66],"performance":[67],"MIN.":[71],"thus":[73],"show":[74],"utility":[76],"give":[82],"more":[84],"realistic":[85],"model":[86],"describing":[87],"architectures.":[90]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}