{"id":"https://openalex.org/W2120926608","doi":"https://doi.org/10.1109/icecs.2009.5410895","title":"Structurally synthesized multiple input BDDs for simulation of digital circuits","display_name":"Structurally synthesized multiple input BDDs for simulation of digital circuits","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2120926608","doi":"https://doi.org/10.1109/icecs.2009.5410895","mag":"2120926608"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"R. Ubar","raw_affiliation_strings":["Department of Computer Engineering, TTU, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TTU, Tallinn, Estonia","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065669857","display_name":"Dmitri Mironov","orcid":"https://orcid.org/0009-0008-7223-1939"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"D. Mironov","raw_affiliation_strings":["Department of Computer Engineering, TTU, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TTU, Tallinn, Estonia","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"J. Raik","raw_affiliation_strings":["Department of Computer Engineering, TTU, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TTU, Tallinn, Estonia","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059021602","display_name":"Artur Jutman","orcid":"https://orcid.org/0000-0002-2018-5589"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"A. Jutman","raw_affiliation_strings":["Department of Computer Engineering, TTU, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, TTU, Tallinn, Estonia","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"451","last_page":"454"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/binary-decision-diagram","display_name":"Binary decision diagram","score":0.9295578002929688},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.7192775011062622},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6740018725395203},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.624829113483429},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6183263659477234},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5477610230445862},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.5241308808326721},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5063971281051636},{"id":"https://openalex.org/keywords/function-representation","display_name":"Function representation","score":0.461218923330307},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.45940226316452026},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44776707887649536},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44614994525909424},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.43568557500839233},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.42764344811439514},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.4206881523132324},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35495108366012573},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.35316020250320435},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18734106421470642},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14381349086761475},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10367965698242188},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09462982416152954}],"concepts":[{"id":"https://openalex.org/C3309909","wikidata":"https://www.wikidata.org/wiki/Q864155","display_name":"Binary decision diagram","level":2,"score":0.9295578002929688},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.7192775011062622},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6740018725395203},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.624829113483429},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6183263659477234},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5477610230445862},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.5241308808326721},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5063971281051636},{"id":"https://openalex.org/C167528306","wikidata":"https://www.wikidata.org/wiki/Q5508776","display_name":"Function representation","level":3,"score":0.461218923330307},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.45940226316452026},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44776707887649536},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44614994525909424},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.43568557500839233},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.42764344811439514},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.4206881523132324},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35495108366012573},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.35316020250320435},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18734106421470642},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14381349086761475},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10367965698242188},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09462982416152954},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410895","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410895","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.7599999904632568}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321018","display_name":"Eesti Teadusfondi","ror":"https://ror.org/00jjeja18"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1994143452","https://openalex.org/W1998345936","https://openalex.org/W2010935983","https://openalex.org/W2080267935","https://openalex.org/W2099251677","https://openalex.org/W2128409865","https://openalex.org/W2152040677","https://openalex.org/W2168881618","https://openalex.org/W4250022346","https://openalex.org/W6684734693"],"related_works":["https://openalex.org/W4248224315","https://openalex.org/W2169792446","https://openalex.org/W2295716705","https://openalex.org/W2187008505","https://openalex.org/W2361406953","https://openalex.org/W4360919330","https://openalex.org/W2390183607","https://openalex.org/W1967845326","https://openalex.org/W3187430668","https://openalex.org/W2141243770"],"abstract_inverted_index":{"Binary":[0],"decision":[1],"diagrams":[2],"(BDD)":[3],"have":[4,32],"become":[5],"the":[6,44,48,51,61,79,83,93,100],"state-of-the-art":[7],"data":[8],"structure":[9,49],"in":[10,64,82],"VLSI":[11],"CAD":[12],"for":[13],"representation":[14],"and":[15,24,96],"manipulation":[16],"of":[17,50,60,67,78,85,92,99,102],"Boolean":[18],"Functions.":[19],"For":[20],"verification,":[21],"fault":[22],"simulation":[23],"test":[25],"generation":[26],"purposes":[27],"structurally":[28],"synthesized":[29],"BDDs":[30,40],"(SSBDD)":[31],"proved":[33],"to":[34,90,97],"be":[35],"better":[36],"suited":[37],"than":[38],"traditional":[39],"which":[41,73,87],"represent":[42],"only":[43],"function":[45],"but":[46],"not":[47],"circuit.":[52],"In":[53],"this":[54],"paper":[55],"we":[56],"present":[57],"an":[58],"improvement":[59],"SSBDD":[62],"model":[63,80],"a":[65,75],"form":[66],"SSBDDs":[68],"with":[69],"multiple":[70],"inputs":[71],"(SSMIBDD)":[72],"allows":[74],"significant":[76],"reduction":[77],"complexity":[81],"number":[84],"nodes":[86],"directly":[88],"leads":[89],"decrease":[91],"memory":[94],"requirements":[95],"increase":[98],"speed":[101],"simulation.":[103]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}