{"id":"https://openalex.org/W2172248634","doi":"https://doi.org/10.1109/icecs.2009.5410894","title":"On the accuracy of Elmore-based Delay Models","display_name":"On the accuracy of Elmore-based Delay Models","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2172248634","doi":"https://doi.org/10.1109/icecs.2009.5410894","mag":"2172248634"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010565025","display_name":"G.B.V. dos Santos","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Glauco B. V. dos Santos","raw_affiliation_strings":["Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102805768","display_name":"T. Reimann","orcid":"https://orcid.org/0000-0002-3730-0213"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tiago J. Reimann","raw_affiliation_strings":["Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111959821","display_name":"Marcelo Johann","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marcelo de O. Johann","raw_affiliation_strings":["Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ricardo A. da L. Reis","raw_affiliation_strings":["Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s Gradua\u00e7\u00e3o em Microeletr\u00f4nica - PGMICRO, Porto Alegre, RS, Brazil","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010565025"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.662988,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"89","issue":null,"first_page":"447","last_page":"450"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.9166982173919678},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7446291446685791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6236376762390137},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6145808100700378},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5923418998718262},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5690689086914062},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4088706374168396},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16451305150985718},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13803482055664062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13723069429397583}],"concepts":[{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.9166982173919678},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7446291446685791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6236376762390137},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6145808100700378},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5923418998718262},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5690689086914062},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4088706374168396},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16451305150985718},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13803482055664062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13723069429397583}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1984588379","https://openalex.org/W2034999260","https://openalex.org/W2087275089","https://openalex.org/W2105407012","https://openalex.org/W2140619390","https://openalex.org/W2141382801","https://openalex.org/W2142013193","https://openalex.org/W2144872301","https://openalex.org/W2149472471","https://openalex.org/W2151294655","https://openalex.org/W2154399235","https://openalex.org/W2157024459","https://openalex.org/W2171825402","https://openalex.org/W2545873087","https://openalex.org/W3103339143","https://openalex.org/W4229952597","https://openalex.org/W6682115151","https://openalex.org/W6729449250"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2114232017","https://openalex.org/W2144460576","https://openalex.org/W1691923927","https://openalex.org/W2020200124","https://openalex.org/W2380365775","https://openalex.org/W2109891029","https://openalex.org/W2373416410","https://openalex.org/W2101823170"],"abstract_inverted_index":{"We":[0],"evaluate":[1,62],"Elmore-based":[2,66],"Interconnect":[3],"Delay":[4],"Models":[5],"under":[6],"nanoscale":[7],"technology":[8,52],"parameters.":[9],"Due":[10],"to":[11,24,37,55],"a":[12],"large":[13],"delay":[14,17,67,78],"overestimation":[15],"Elmore":[16],"provides":[18],"at":[19],"specific":[20],"nodes,":[21],"some":[22],"attempts":[23],"provide":[25],"more":[26],"accurate":[27],"models":[28,47,68,79],"have":[29],"been":[30],"made.":[31],"However,":[32],"without":[33],"reasonable":[34],"parameters":[35,53],"corresponding":[36,54],"actual":[38],"cmos":[39],"processes":[40],"generations,":[41],"the":[42,45,56,63,77,86],"evaluation":[43],"of":[44,65,76],"derived":[46],"is":[48],"potentially":[49],"dubitable.":[50],"With":[51],"smaller":[57],"feature":[58],"sizes":[59],"available,":[60],"we":[61,84],"ac-curacy":[64],"in":[69],"nowadays":[70],"VLSI":[71],"scenarios.":[72],"Besides":[73],"an":[74],"overview":[75],"behavior":[80],"along":[81],"technological":[82],"scaling,":[83],"measure":[85],"different":[87],"accuracy":[88],"for":[89],"intermediate/local":[90],"and":[91],"long/global":[92],"interconnects.":[93]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}