{"id":"https://openalex.org/W2119720358","doi":"https://doi.org/10.1109/icecs.2009.5410840","title":"Performance measurements of synchronization mechanisms on 16PE NOC based multi-core with dedicated synchronization and data NOC","display_name":"Performance measurements of synchronization mechanisms on 16PE NOC based multi-core with dedicated synchronization and data NOC","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2119720358","doi":"https://doi.org/10.1109/icecs.2009.5410840","mag":"2119720358"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026146198","display_name":"Guangye Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"G. Tian","raw_affiliation_strings":["ENSTA Paristech, Paris, France","ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE"],"affiliations":[{"raw_affiliation_string":"ENSTA Paristech, Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Hammami","raw_affiliation_strings":["ENSTA Paristech, Paris, France","ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE"],"affiliations":[{"raw_affiliation_string":"ENSTA Paristech, Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"ENSTA ParisTech, 32 Bvd Victor 75739, FRANCE","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026146198"],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":1.0285,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79016178,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"988","last_page":"991"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9783085584640503},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.8395475149154663},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7753041982650757},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7602589130401611},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6852036118507385},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5752119421958923},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.544934093952179},{"id":"https://openalex.org/keywords/data-synchronization","display_name":"Data synchronization","score":0.49625521898269653},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4341250956058502},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4237642288208008},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3231297731399536},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10721179842948914},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09543213248252869},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.04674661159515381}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9783085584640503},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.8395475149154663},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7753041982650757},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7602589130401611},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6852036118507385},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5752119421958923},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.544934093952179},{"id":"https://openalex.org/C108734733","wikidata":"https://www.wikidata.org/wiki/Q1172333","display_name":"Data synchronization","level":3,"score":0.49625521898269653},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4341250956058502},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4237642288208008},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3231297731399536},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10721179842948914},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09543213248252869},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.04674661159515381},{"id":"https://openalex.org/C24590314","wikidata":"https://www.wikidata.org/wiki/Q336038","display_name":"Wireless sensor network","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1552339311","https://openalex.org/W1561560534","https://openalex.org/W1580327099","https://openalex.org/W1850405760","https://openalex.org/W1967643283","https://openalex.org/W2018307252","https://openalex.org/W2042352414","https://openalex.org/W2050487400","https://openalex.org/W2107381144","https://openalex.org/W2118090016","https://openalex.org/W2120080222","https://openalex.org/W2142888421","https://openalex.org/W2149935279","https://openalex.org/W2171247139","https://openalex.org/W2497230668","https://openalex.org/W2544550464","https://openalex.org/W3146349452","https://openalex.org/W6632826221","https://openalex.org/W6638820435","https://openalex.org/W6642048299","https://openalex.org/W6674737411"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2560375935","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Multi-Processors":[0],"System":[1],"on":[2,51,62],"Chip":[3],"(MPSOC)":[4],"are":[5],"emerging":[6],"as":[7],"solutions":[8],"for":[9,39],"high":[10],"performance":[11,48],"embedded":[12],"systems.":[13],"Although":[14],"important":[15],"work":[16,46],"have":[17,33],"been":[18,36],"achieved":[19],"in":[20,44],"the":[21,28,81],"design":[22],"and":[23,60,74],"implementation":[24],"of":[25,30],"such":[26],"systems":[27],"issue":[29],"synchronization":[31,47,77],"mechanisms":[32,78],"not":[34],"yet":[35],"properly":[37],"evaluated":[38],"these":[40],"targets.":[41],"We":[42],"present":[43],"this":[45],"evaluation":[49],"results":[50,69],"a":[52,63],"16PE":[53],"NOC":[54],"based":[55],"MPSOC":[56,82],"which":[57],"we":[58],"designed":[59],"implemented":[61],"single":[64],"FPGA":[65],"chip.":[66],"All":[67],"reported":[68],"come":[70],"from":[71],"actual":[72],"execution":[73],"show":[75],"hybrid":[76],"best":[79],"fit":[80],"configurations.":[83]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}