{"id":"https://openalex.org/W2170037321","doi":"https://doi.org/10.1109/icecs.2009.5410839","title":"Design flow for the generation of optimized FIR filters","display_name":"Design flow for the generation of optimized FIR filters","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2170037321","doi":"https://doi.org/10.1109/icecs.2009.5410839","mag":"2170037321"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006363516","display_name":"Vagner Rosa","orcid":"https://orcid.org/0000-0002-0430-7590"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vagner S. Rosa","raw_affiliation_strings":["Informatics Institute, UFRGS Federal University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Institute, UFRGS Federal University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055408067","display_name":"Fabio F. Daitx","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabio F. Daitx","raw_affiliation_strings":["Informatics Institute, UFRGS Federal University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Institute, UFRGS Federal University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074598853","display_name":"Eduardo Costa","orcid":"https://orcid.org/0000-0003-0521-5898"},"institutions":[{"id":"https://openalex.org/I110676245","display_name":"Universidade Cat\u00f3lica de Pelotas","ror":"https://ror.org/0376myh60","country_code":"BR","type":"education","lineage":["https://openalex.org/I110676245"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Eduardo Costa","raw_affiliation_strings":["UCPel University, Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UCPel University, Pelotas, Brazil","institution_ids":["https://openalex.org/I110676245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Informatics Institute, UFRGS Federal University, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Informatics Institute, UFRGS Federal University, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3572,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.6235676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"1000","last_page":"1003"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7698526382446289},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6781396269798279},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.617795467376709},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6129109859466553},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5456463098526001},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5073191523551941},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4966195225715637},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4751400947570801},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4728579521179199},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.439753919839859},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43652045726776123},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3637956380844116},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35246074199676514},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3047793507575989},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3022734224796295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27966323494911194},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.22226890921592712},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11663228273391724}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7698526382446289},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6781396269798279},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.617795467376709},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6129109859466553},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5456463098526001},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5073191523551941},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4966195225715637},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4751400947570801},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4728579521179199},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.439753919839859},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43652045726776123},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3637956380844116},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35246074199676514},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3047793507575989},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3022734224796295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27966323494911194},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.22226890921592712},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11663228273391724},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1530881390","https://openalex.org/W2001254103","https://openalex.org/W2099181277","https://openalex.org/W2103244632","https://openalex.org/W2108302436","https://openalex.org/W2112767295","https://openalex.org/W2119123290","https://openalex.org/W2144832424","https://openalex.org/W2165837912","https://openalex.org/W2541283684","https://openalex.org/W4229510627"],"related_works":["https://openalex.org/W1492116303","https://openalex.org/W1843355381","https://openalex.org/W2069295582","https://openalex.org/W1986121963","https://openalex.org/W2366556084","https://openalex.org/W1555025092","https://openalex.org/W2543290882","https://openalex.org/W3128899411","https://openalex.org/W2227166741","https://openalex.org/W2104308620"],"abstract_inverted_index":{"This":[0,32],"paper":[1],"presents":[2],"a":[3,15,29,78,102,129],"design":[4,45,57],"flow":[5],"for":[6,128,135],"the":[7,20,25,34,44,81,84,91,113,120,124],"generation":[8,75],"of":[9,80,83,94,115,123,131],"optimized":[10],"FIR":[11],"filters.":[12],"It":[13],"includes":[14],"graphical":[16],"interface":[17],"to":[18,28,36,86,111],"integrate":[19],"complete":[21],"synthesis":[22,72,151],"flow,":[23],"from":[24],"filter":[26,133],"specification":[27],"synthesizable":[30],"VHDL.":[31],"allows":[33],"user":[35],"quickly":[37],"develop":[38],"high":[39],"performance":[40],"filters":[41],"that":[42],"meet":[43],"constraints.":[46],"The":[47,59,74],"designed":[48],"software":[49],"supports":[50],"coefficient":[51,98],"and":[52,65,104,143],"data":[53],"bit-width":[54],"configuration":[55],"at":[56],"time.":[58],"generated":[60],"VHDL":[61],"code":[62],"is":[63,99],"generic":[64],"can":[66],"be":[67],"synthesized":[68],"using":[69,138,149],"any":[70],"logic":[71],"tool.":[73],"tool":[76,152],"employs":[77],"combination":[79],"reduction":[82],"coefficients":[85],"N-Power-of-Two":[87],"(NPT)":[88],"terms,":[89],"where":[90],"maximum":[92],"number":[93,114],"non-zeros":[95],"in":[96,119],"each":[97],"taken":[100],"as":[101],"constraint,":[103],"two":[105],"common":[106],"subexpression":[107],"elimination":[108],"(CSE)":[109],"algorithms":[110],"minimize":[112],"addition/subtraction":[116],"operations":[117],"used":[118],"multiplier-less":[121],"implementation":[122],"filter.":[125],"Synthesis":[126],"results":[127],"range":[130],"different":[132],"specifications":[134],"both":[136],"FPGA":[137],"Virtex":[139],"5":[140],"Pro":[141],"device":[142],"TSMC":[144],"0,18um":[145],"CMOS":[146],"standard":[147],"cell,":[148],"Cadence":[150],"are":[153],"presented.":[154]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}