{"id":"https://openalex.org/W2132161236","doi":"https://doi.org/10.1109/icecs.2009.5410802","title":"Multithread RISC architecture based on programmable interleaved pipelining","display_name":"Multithread RISC architecture based on programmable interleaved pipelining","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2132161236","doi":"https://doi.org/10.1109/icecs.2009.5410802","mag":"2132161236"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039488441","display_name":"Andrzej Pu\u0142ka","orcid":"https://orcid.org/0000-0001-6853-3610"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Andrzej Pulka","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Institute of Electronics, Silesian University of Technology, Gliwice, POLAND"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030488720","display_name":"Adam Milik","orcid":"https://orcid.org/0000-0003-1043-290X"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Adam Milik","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Institute of Electronics, Silesian University of Technology, Gliwice, POLAND"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, POLAND","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":0.1829,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.42124902,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"647","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.852361798286438},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7095947265625},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.569068193435669},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.536071240901947},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5066724419593811},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47474533319473267},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4496940076351166},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41386184096336365}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.852361798286438},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7095947265625},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.569068193435669},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.536071240901947},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5066724419593811},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47474533319473267},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4496940076351166},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41386184096336365},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410802","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6700000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1980716740","https://openalex.org/W2007946113","https://openalex.org/W2008203891","https://openalex.org/W2098511965","https://openalex.org/W2109106544","https://openalex.org/W2118297067","https://openalex.org/W2122833539","https://openalex.org/W2123131209","https://openalex.org/W2134323253","https://openalex.org/W2149572032","https://openalex.org/W2151653149","https://openalex.org/W3145794024"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W122453572","https://openalex.org/W4200599950","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W2466405623","https://openalex.org/W1980898636","https://openalex.org/W2045325972","https://openalex.org/W2141090099"],"abstract_inverted_index":{"The":[0,14,29,44],"paper":[1],"deals":[2],"with":[3,11,22],"problems":[4],"of":[5,7,17,25,33,48,52,61],"design":[6],"complex":[8],"electronic":[9],"devices":[10],"predictable":[12],"timing.":[13],"original":[15],"solution":[16],"multithread":[18],"interleaved":[19],"pipelined":[20],"architecture":[21],"programmable":[23],"length":[24,51],"threads":[26],"is":[27],"proposed.":[28],"appropriate":[30],"HDL":[31],"models":[32],"main":[34],"core":[35],"(RISC":[36],"based":[37],"processor)":[38],"and":[39,59,69],"interleave":[40],"controller":[41],"are":[42,67],"discussed.":[43,70],"experiments":[45],"presenting":[46],"problem":[47],"priorities,":[49],"time":[50],"threads,":[53,58],"deadlines":[54],"control,":[55],"switching":[56],"between":[57],"control":[60],"the":[62,65],"access":[63],"to":[64],"memory":[66],"analyzed":[68]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}