{"id":"https://openalex.org/W2119485507","doi":"https://doi.org/10.1109/icecs.2009.5410800","title":"Mapping method of reconfigurable cell matrices based on nanoscale devices using inter-stage fixed interconnection scheme","display_name":"Mapping method of reconfigurable cell matrices based on nanoscale devices using inter-stage fixed interconnection scheme","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2119485507","doi":"https://doi.org/10.1109/icecs.2009.5410800","mag":"2119485507"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["CEA \u2013 LETI \u2013 MINATEC, Grenoble, France","CEA - LETI - MINATEC, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA \u2013 LETI \u2013 MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I899635006","https://openalex.org/I106785703","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]},{"raw_affiliation_string":"CEA - LETI - MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I3020098449","https://openalex.org/I4210150049","https://openalex.org/I2738703131","https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112314416","display_name":"Fabien Clermidy","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fabien Clermidy","raw_affiliation_strings":["CEA \u2013 LETI \u2013 MINATEC, Grenoble, France","CEA - LETI - MINATEC, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA \u2013 LETI \u2013 MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I899635006","https://openalex.org/I106785703","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]},{"raw_affiliation_string":"CEA - LETI - MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I3020098449","https://openalex.org/I4210150049","https://openalex.org/I2738703131","https://openalex.org/I106785703"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057554410","display_name":"Ian O\u2019Connor","orcid":"https://orcid.org/0000-0002-6238-9600"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ian O'Connor","raw_affiliation_strings":["Universit\u00e9 de Lyon, Lyon, France","Universit\u00e9 de Lyon , France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Lyon, Lyon, France","institution_ids":["https://openalex.org/I100532134"]},{"raw_affiliation_string":"Universit\u00e9 de Lyon , France","institution_ids":["https://openalex.org/I100532134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101900844","display_name":"Junchen Liu","orcid":"https://orcid.org/0000-0003-4740-3395"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Junchen Liu","raw_affiliation_strings":["Universit\u00e9 de Lyon, Lyon, France","Universit\u00e9 de Lyon , France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Lyon, Lyon, France","institution_ids":["https://openalex.org/I100532134"]},{"raw_affiliation_string":"Universit\u00e9 de Lyon , France","institution_ids":["https://openalex.org/I100532134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056324155","display_name":"Renaud Daviot","orcid":null},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Renaud Daviot","raw_affiliation_strings":["Universit\u00e9 de Lyon, Lyon, France","Universit\u00e9 de Lyon , France"],"affiliations":[{"raw_affiliation_string":"Universit\u00e9 de Lyon, Lyon, France","institution_ids":["https://openalex.org/I100532134"]},{"raw_affiliation_string":"Universit\u00e9 de Lyon , France","institution_ids":["https://openalex.org/I100532134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002568331"],"corresponding_institution_ids":["https://openalex.org/I106785703","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13990286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"888","last_page":"891"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8441301584243774},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8369183540344238},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6980428695678711},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6224272847175598},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6089960932731628},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6067726612091064},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6032935976982117},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5957151055335999},{"id":"https://openalex.org/keywords/multistage-interconnection-networks","display_name":"Multistage interconnection networks","score":0.5567276477813721},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5259112119674683},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5055649280548096},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4682061970233917},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4182452857494354},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4143627882003784},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3131899833679199},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16839903593063354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15839239954948425},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09984785318374634},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09384247660636902},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0749446451663971}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8441301584243774},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8369183540344238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6980428695678711},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6224272847175598},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6089960932731628},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6067726612091064},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6032935976982117},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5957151055335999},{"id":"https://openalex.org/C2776832011","wikidata":"https://www.wikidata.org/wiki/Q6935099","display_name":"Multistage interconnection networks","level":3,"score":0.5567276477813721},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5259112119674683},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5055649280548096},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4682061970233917},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4182452857494354},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4143627882003784},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3131899833679199},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16839903593063354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15839239954948425},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09984785318374634},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09384247660636902},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0749446451663971},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2022829874","https://openalex.org/W2045135226","https://openalex.org/W2047241543","https://openalex.org/W2058898351","https://openalex.org/W2078475811","https://openalex.org/W2156694126","https://openalex.org/W2168133405","https://openalex.org/W2168313733","https://openalex.org/W3176597131"],"related_works":["https://openalex.org/W2189226368","https://openalex.org/W4321520003","https://openalex.org/W2264708074","https://openalex.org/W3147216279","https://openalex.org/W2346543366","https://openalex.org/W311319973","https://openalex.org/W4243279819","https://openalex.org/W2009860552","https://openalex.org/W2089015040","https://openalex.org/W2052491065"],"abstract_inverted_index":{"Emerging":[0],"devices":[1],"open":[2],"the":[3],"way":[4],"to":[5,11,51,58],"build":[6],"nanoscale":[7],"logic":[8,21],"cells,":[9],"dedicated":[10],"high-density":[12],"reconfigurable":[13],"computation.":[14],"Nevertheless,":[15],"in":[16],"an":[17,36],"architectural":[18],"context,":[19],"fine-grain":[20],"cells":[22],"integration":[23],"is":[24],"limited":[25],"by":[26,82],"traditional":[27,80],"interconnection":[28,37,44],"scheme":[29],"and":[30,42,67],"associated":[31],"overload.":[32],"This":[33],"paper":[34],"describes":[35],"scheme,":[38],"based":[39],"on":[40],"static":[41],"incomplete":[43],"topologies.":[45],"We":[46],"also":[47],"propose":[48],"a":[49,83],"method":[50],"map":[52],"functions":[53],"onto":[54],"such":[55],"architectures.":[56],"Then,":[57],"evaluate":[59],"4":[60],"proposed":[61],"topologies,":[62],"we":[63],"test":[64],"mapping":[65],"efficiency":[66],"fault":[68],"tolerance.":[69],"The":[70],"analyses":[71],"show":[72],"that":[73],"this":[74],"approach":[75],"could":[76],"improve":[77],"scalability":[78],"of":[79,85],"FPGAs":[81],"factor":[84],"8.":[86]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}