{"id":"https://openalex.org/W2165738656","doi":"https://doi.org/10.1109/icecs.2009.5410789","title":"NoC topology exploration for mobile multimedia applications","display_name":"NoC topology exploration for mobile multimedia applications","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2165738656","doi":"https://doi.org/10.1109/icecs.2009.5410789","mag":"2165738656"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078750186","display_name":"Andreas Lankes","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Andreas Lankes","raw_affiliation_strings":["Institute of Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012521962","display_name":"Andreas Herkersdorf","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Herkersdorf","raw_affiliation_strings":["Institute of Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Integrated Systems, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075822137","display_name":"S\u00f6ren Sonntag","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Soren Sonntag","raw_affiliation_strings":["Intellectual Property Reuse, Infineon Technologies, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Intellectual Property Reuse, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066075320","display_name":"Helmut Reinig","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Helmut Reinig","raw_affiliation_strings":["Intellectual Property Reuse, Infineon Technologies, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Intellectual Property Reuse, Infineon Technologies, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078750186"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":1.0285,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80495555,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"14","issue":null,"first_page":"707","last_page":"710"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.813775897026062},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7967345714569092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7365496158599854},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7031278014183044},{"id":"https://openalex.org/keywords/logical-topology","display_name":"Logical topology","score":0.5736573934555054},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5615792274475098},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.5608575940132141},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5381115078926086},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.527401864528656},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46228575706481934},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43906164169311523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1481243073940277},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1251247525215149}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.813775897026062},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7967345714569092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7365496158599854},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7031278014183044},{"id":"https://openalex.org/C117729477","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Logical topology","level":3,"score":0.5736573934555054},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5615792274475098},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.5608575940132141},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5381115078926086},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.527401864528656},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46228575706481934},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43906164169311523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1481243073940277},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1251247525215149},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1548168045","https://openalex.org/W2048789167","https://openalex.org/W2089155985","https://openalex.org/W2098156582","https://openalex.org/W2105331357","https://openalex.org/W2123184444","https://openalex.org/W2133860411","https://openalex.org/W2134049183","https://openalex.org/W2136119421","https://openalex.org/W2141696932","https://openalex.org/W2154323564","https://openalex.org/W2160642395","https://openalex.org/W2161380643","https://openalex.org/W3139923448","https://openalex.org/W4234308027","https://openalex.org/W4253638730","https://openalex.org/W6680248000"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2013729863","https://openalex.org/W2510977931"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,9],"NoC":[4],"topology":[5,74,87],"exploration":[6,75],"based":[7,38],"on":[8,39],"real-world":[10],"mobile":[11],"multimedia":[12],"application":[13],"example.":[14],"An":[15],"abstract":[16],"simulation":[17],"model":[18,29],"is":[19],"used":[20],"for":[21],"the":[22,28,31,34,48,89,98],"exploration.":[23],"The":[24],"input":[25],"parameters":[26],"of":[27,33],"and":[30,52,94],"evaluation":[32],"network":[35],"topologies":[36],"are":[37,69],"synthesized":[40],"router":[41],"architectures":[42],"that":[43,68,82],"enable":[44],"us":[45],"to":[46],"investigate":[47],"trade-off":[49],"between":[50],"area":[51,96],"maximum":[53],"clock":[54],"frequency.":[55],"We":[56],"consider":[57],"deadlock-related":[58],"issues":[59],"like":[60],"routing":[61],"cycles":[62],"as":[63,65],"well":[64],"message":[66],"dependencies":[67],"neglected":[70],"by":[71],"many":[72],"other":[73],"publications.":[76],"In":[77],"our":[78],"simulations":[79],"we":[80],"show":[81],"an":[83],"enhanced":[84],"unidirectional":[85],"ring":[86],"shows":[88],"best":[90],"performance":[91],"regarding":[92],"latency":[93],"chip":[95],"among":[97],"examined":[99],"topologies.":[100]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}