{"id":"https://openalex.org/W2139877630","doi":"https://doi.org/10.1109/icecs.2009.5410786","title":"A multitransform architecture for the H.264/AVC standard and its design space exploration","display_name":"A multitransform architecture for the H.264/AVC standard and its design space exploration","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2139877630","doi":"https://doi.org/10.1109/icecs.2009.5410786","mag":"2139877630"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2009.5410786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073415162","display_name":"Felipe Sampaio","orcid":"https://orcid.org/0000-0002-5700-2221"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Felipe Sampaio","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084215701","display_name":"Robson Dornelles","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Robson Dornelles","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014304350","display_name":"Daniel Palomino","orcid":"https://orcid.org/0000-0003-0409-8335"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Daniel Palomino","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037116874","display_name":"Gabriel Siedler","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gabriel Siedler","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003941120","display_name":"Marcel Corr\u00eaa","orcid":"https://orcid.org/0000-0001-9924-2859"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcel Correa","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, RS - Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5073415162"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":0.7049,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.70403193,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"711","last_page":"714"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9326093792915344},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7709258794784546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7388332486152649},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6471532583236694},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6315386295318604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5841761827468872},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5626649260520935},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.5245014429092407},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5155322551727295},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4707111716270447},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4676145315170288},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46313953399658203},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45163023471832275},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36462199687957764},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15235355496406555},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10747000575065613}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9326093792915344},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7709258794784546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7388332486152649},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6471532583236694},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6315386295318604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5841761827468872},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5626649260520935},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5245014429092407},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5155322551727295},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4707111716270447},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4676145315170288},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46313953399658203},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45163023471832275},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36462199687957764},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15235355496406555},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10747000575065613},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2009.5410786","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2009.5410786","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1599272763","https://openalex.org/W2106219841","https://openalex.org/W2121262603","https://openalex.org/W2127503787","https://openalex.org/W2140199336","https://openalex.org/W2147805260","https://openalex.org/W2425240487","https://openalex.org/W2541283121","https://openalex.org/W6728946685"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2042515040"],"abstract_inverted_index":{"This":[0,80],"paper":[1],"presents":[2],"the":[3,12,43,70,82,92],"design":[4],"space":[5],"exploration":[6],"on":[7],"a":[8],"multitransform":[9],"architecture":[10],"for":[11],"H.264/AVC":[13],"video":[14],"coding":[15],"standard.":[16],"Three":[17],"different":[18,23],"architectures":[19,27],"were":[20,28],"designed,":[21],"exploring":[22],"pipeline":[24],"configurations.":[25],"The":[26,49],"described":[29],"in":[30,77,91],"VHDL":[31],"and":[32,40],"synthesized":[33],"to":[34,42,86],"an":[35,54],"Altera":[36],"Stratix":[37],"II":[38],"FPGA,":[39],"also":[41],"TSMC":[44],"0.18":[45],"\u00bfm":[46],"standard-cells":[47],"technology.":[48],"best":[50,83],"throughput":[51],"result":[52,84],"achieves":[53],"operation":[55],"frequency":[56],"of":[57,64,72],"309":[58],"MHz,":[59],"processing":[60,71],"almost":[61],"5":[62],"billion":[63],"samples":[65],"per":[66],"second,":[67],"which":[68],"allows":[69],"QHDTV":[73],"frames":[74],"(3840\u00d72048":[75],"pixels)":[76],"real":[78],"time.":[79],"is":[81],"compared":[85],"all":[87],"related":[88],"works":[89],"found":[90],"literature.":[93]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}