{"id":"https://openalex.org/W2048947049","doi":"https://doi.org/10.1109/icecs.2008.4675132","title":"Chip level security: Why ? How ?","display_name":"Chip level security: Why ? How ?","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2048947049","doi":"https://doi.org/10.1109/icecs.2008.4675132","mag":"2048947049"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4675132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108087265","display_name":"R\u00e9gis Leveugle","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Regis Leveugle","raw_affiliation_strings":["TIMA Laboratory, France","TIMA Lab., Grenoble"],"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"TIMA Lab., Grenoble","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108087265"],"corresponding_institution_ids":["https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06432444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8279780149459839},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.743606448173523},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6575149893760681},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6184017658233643},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.555061936378479},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5014688968658447},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5001616477966309},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4988367557525635},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.47148463129997253},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4585520923137665},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.43411290645599365},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.42100173234939575},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4142894148826599},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.39525681734085083},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.32763931155204773},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14078322052955627}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8279780149459839},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.743606448173523},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6575149893760681},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6184017658233643},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.555061936378479},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5014688968658447},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5001616477966309},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4988367557525635},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.47148463129997253},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4585520923137665},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.43411290645599365},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.42100173234939575},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4142894148826599},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.39525681734085083},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.32763931155204773},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14078322052955627},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4675132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675132","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4395090620","https://openalex.org/W2290315036","https://openalex.org/W3200538824","https://openalex.org/W1828239946","https://openalex.org/W1977643363","https://openalex.org/W2902230348","https://openalex.org/W2070693700","https://openalex.org/W1561071093","https://openalex.org/W2097839191","https://openalex.org/W1501340521"],"abstract_inverted_index":{"This":[0],"tutorial":[1],"discusses":[2],"the":[3,15,28,31,45,59],"specific":[4],"design":[5,46],"constraints":[6],"related":[7],"to":[8],"secure":[9,51],"integrated":[10],"systems,":[11,21],"or":[12],"at":[13],"least":[14],"most":[16],"critical":[17],"elements":[18],"in":[19],"such":[20],"e.g.":[22],"crypto-processors.":[23],"After":[24],"a":[25],"presentation":[26],"of":[27,33,49,58],"general":[29],"context,":[30],"basics":[32],"circuit-level":[34],"attacks":[35],"are":[36,53,67,72],"summarized.":[37],"Circuit":[38],"level":[39,42],"and":[40,47,56,79],"architecture":[41],"methods":[43],"for":[44],"implementation":[48,76],"robust":[50],"circuits":[52],"explained.":[54],"Characteristics":[55],"limitations":[57],"main":[60],"hardware":[61],"protection":[62],"schemes":[63],"(also":[64],"called":[65],"counter-measures)":[66],"discussed.":[68],"Experimental":[69],"attack":[70],"data":[71],"shown":[73],"on":[74],"several":[75],"technologies":[77],"(ASIC":[78],"FPGA).":[80]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}