{"id":"https://openalex.org/W1966713952","doi":"https://doi.org/10.1109/icecs.2008.4675127","title":"High-performance chip-to-chip signaling","display_name":"High-performance chip-to-chip signaling","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W1966713952","doi":"https://doi.org/10.1109/icecs.2008.4675127","mag":"1966713952"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4675127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010704016","display_name":"Anthony Chan Carusone","orcid":"https://orcid.org/0000-0002-0977-7516"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Anthony Chan Carusone","raw_affiliation_strings":["University of Toronto, ONT, Canada","University of Toronto , Toronto, ON,"],"affiliations":[{"raw_affiliation_string":"University of Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto , Toronto, ON,","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010704016"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05098746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"16","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9672999978065491,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9672999978065491,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9222000241279602,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9036999940872192,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6630479097366333},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6322011947631836},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5437047481536865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5172417759895325},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.49423936009407043},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.44258826971054077},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36137622594833374},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33166512846946716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24026834964752197},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1981617510318756}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6630479097366333},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6322011947631836},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5437047481536865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5172417759895325},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.49423936009407043},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.44258826971054077},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36137622594833374},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33166512846946716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24026834964752197},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1981617510318756},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4675127","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675127","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2065289416","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W2136854845","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672","https://openalex.org/W4292904049","https://openalex.org/W2136848245"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"High-performance":[4],"chip-to-chip":[5,72,91,118],"signaling":[6,44,73,92,211],"is":[7,32,124,172],"a":[8,41],"challenging":[9],"requirement":[10],"of":[11,20,43,71,82,101,117,137,187,202],"many":[12],"modern":[13],"VLSI":[14],"systems":[15],"and":[16,24,53,61,78,115,130,144,168,179,207,220,223],"with":[17,109,192],"ITRS":[18],"predictions":[19],"160-Gb/s":[21],"serial":[22],"I/O":[23,27],"40-Gb/s":[25],"parallel":[26],"links":[28,119],"by":[29,98,198],"2016":[30],"it":[31,56],"likely":[33],"to":[34,63,76,107,126,150,163],"remain":[35],"so.":[36],"There":[37],"has":[38],"recently":[39],"been":[40],"proliferation":[42],"standards":[45],"such":[46],"as":[47],"PCI":[48],"Express,":[49],"XAUI,":[50],"RapidIO,":[51],"Interlaken,":[52],"others":[54],"making":[55],"difficult":[57],"for":[58,166],"practicing":[59],"engineers":[60,190],"researchers":[62,212],"keep":[64],"up.":[65],"This":[66],"tutorial":[67],"presents":[68],"the":[69,80,99,102,110,113,135],"fundamentals":[70],"enabling":[74,148],"attendees":[75,104,149],"understand":[77],"meet":[79],"requirements":[81,114],"these":[83,183],"technologies.":[84],"The":[85,170],"most":[86],"pressing":[87],"research":[88],"challenges":[89],"in":[90,176],"are":[93,105,120,146],"also":[94],"covered,":[95],"so":[96,182],"that":[97,133],"end":[100],"session":[103],"up":[106],"speed":[108],"state-of-the-art.":[111],"First,":[112],"specifications":[116],"introduced.":[121],"Particular":[122],"attention":[123],"paid":[125],"signal":[127,203,205],"integrity.":[128],"Modeling":[129],"simulation":[131],"methodologies":[132],"include":[134],"effects":[136],"trace":[138],"losses,":[139],"link":[140],"discontinuities,":[141],"clock":[142,180],"jitter,":[143],"noise":[145],"presented":[147],"accurately":[151],"estimate":[152],"bit":[153],"error":[154],"rates":[155],"over":[156],"complex":[157],"links.":[158],"We":[159],"will":[160,184,196,213],"then":[161],"proceed":[162],"circuit":[164],"architectures":[165],"transmitters":[167],"receivers.":[169],"presenter":[171],"an":[173,200],"active":[174],"researcher":[175],"highspeed":[177],"equalization":[178,222],"recovery,":[181],"be":[185],"areas":[186],"focus.":[188],"Any":[189],"working":[191],"multi-Gb/s":[193],"digital":[194],"signals":[195],"benefit":[197],"gaining":[199],"understanding":[201],"specifications,":[204],"integrity,":[206],"clocking":[208],"architectures.":[209,226],"Chip-to-chip":[210],"gain":[214],"insights":[215],"into":[216],"advanced":[217],"modeling":[218],"techniques":[219],"high-speed":[221],"timing":[224],"recovery":[225]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}