{"id":"https://openalex.org/W2150584516","doi":"https://doi.org/10.1109/icecs.2008.4675040","title":"Delay insensitivity verification of bit-level pipelined systolic arrays in dual-rail treshold logic","display_name":"Delay insensitivity verification of bit-level pipelined systolic arrays in dual-rail treshold logic","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2150584516","doi":"https://doi.org/10.1109/icecs.2008.4675040","mag":"2150584516"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4675040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013902222","display_name":"A. Neslin Ismailoglu","orcid":null},"institutions":[{"id":"https://openalex.org/I198068145","display_name":"Scientific and Technological Research Council of Turkey","ror":"https://ror.org/04w9kkr77","country_code":"TR","type":"government","lineage":["https://openalex.org/I198068145"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"A. Neslin Ismailoglu","raw_affiliation_strings":["TUBITAK-UZAY (BILTEN), ODTU Kampusu, Ankara, Turkey"],"affiliations":[{"raw_affiliation_string":"TUBITAK-UZAY (BILTEN), ODTU Kampusu, Ankara, Turkey","institution_ids":["https://openalex.org/I198068145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069143610","display_name":"Murat A\u015fkar","orcid":"https://orcid.org/0000-0001-9244-3340"},"institutions":[{"id":"https://openalex.org/I201799495","display_name":"Middle East Technical University","ror":"https://ror.org/014weej12","country_code":"TR","type":"education","lineage":["https://openalex.org/I201799495"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Murat Askar","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Middle East Technical University, Ankara, Turkey"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Middle East Technical University, Ankara, Turkey","institution_ids":["https://openalex.org/I201799495"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5013902222"],"corresponding_institution_ids":["https://openalex.org/I198068145"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16109753,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e80 d","issue":null,"first_page":"1063","last_page":"1066"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6742547154426575},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6012090444564819},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5474038124084473},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.5270419716835022},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.47848576307296753},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4601585865020752},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.45727020502090454},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43707790970802307},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4274366497993469},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.39000770449638367},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3527439832687378},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33108893036842346},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.32839250564575195},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2158963978290558},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1633266806602478},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15700450539588928}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6742547154426575},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6012090444564819},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5474038124084473},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.5270419716835022},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.47848576307296753},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4601585865020752},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.45727020502090454},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43707790970802307},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4274366497993469},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.39000770449638367},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3527439832687378},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33108893036842346},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.32839250564575195},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2158963978290558},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1633266806602478},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15700450539588928},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4675040","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4675040","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life in Land","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/15"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1987360731","https://openalex.org/W2000257128","https://openalex.org/W2018257140","https://openalex.org/W2088643059","https://openalex.org/W2117299791","https://openalex.org/W2119366148","https://openalex.org/W2121914493","https://openalex.org/W2125625632","https://openalex.org/W2131249667","https://openalex.org/W2137978379","https://openalex.org/W2157443744","https://openalex.org/W2160823654","https://openalex.org/W2167109450","https://openalex.org/W2293601555","https://openalex.org/W2911717499","https://openalex.org/W4241409135","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W2769457990","https://openalex.org/W2345182073","https://openalex.org/W1947426333","https://openalex.org/W4281385583"],"abstract_inverted_index":{"A":[0],"delay-insensitivity":[1,41],"analysis":[2,65,74],"method":[3,34,57,120],"is":[4,26,71,121],"proposed":[5,56,119],"for":[6,53,79],"bit-level":[7],"pipelined":[8],"systolic":[9,69],"arrays":[10],"in":[11,28],"dual-rail":[12],"threshold":[13],"logic":[14],"style,":[15],"where":[16],"tradeoff":[17],"between":[18],"reliable":[19],"delay":[20],"insensitive":[21],"operation":[22],"and":[23,91,124,129],"gate":[24],"count":[25],"significant":[27],"determining":[29],"overall":[30],"circuit":[31],"performance.":[32],"The":[33,55],"targets":[35],"at":[36,95],"detecting":[37],"input":[38],"-":[39],"dependent":[40],"violations":[42,88],"occurring":[43],"due":[44],"to":[45,73],"early":[46,101],"signal":[47],"evaluation":[48,85,103],"features,":[49],"which":[50],"are":[51,89,108],"allowed":[52],"speed-up.":[54],"simplifies":[58],"the":[59,100,116,118],"verification":[60],"task":[61],"significantly":[62],"so":[63],"that":[64],"of":[66,75],"a":[67],"one-dimensional":[68],"array":[70],"reduced":[72],"three":[76],"adjacent":[77],"systoles":[78],"all":[80,127],"possible":[81],"eight":[82],"early/late":[83],"output":[84,102],"scenarios.":[86],"Delay-insensitivity":[87],"located":[90],"could":[92],"be":[93],"corrected":[94],"structural":[96],"level,":[97],"without":[98,110],"diminishing":[99],"benefits.":[104],"Since":[105],"symbolic":[106],"delays":[107],"used":[109],"imposing":[111],"any":[112],"timing":[113],"assumptions":[114],"on":[115],"environment;":[117],"technology":[122],"independent":[123],"robust":[125],"against":[126],"physical":[128],"environmental":[130],"variations.":[131]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}