{"id":"https://openalex.org/W2127317865","doi":"https://doi.org/10.1109/icecs.2008.4674972","title":"A 2.64GHz wide range low power DLL-based frequency multiplier with CML circuits using adaptive body bias","display_name":"A 2.64GHz wide range low power DLL-based frequency multiplier with CML circuits using adaptive body bias","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2127317865","doi":"https://doi.org/10.1109/icecs.2008.4674972","mag":"2127317865"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006633881","display_name":"Chih-Hsing Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Hsing Lin","raw_affiliation_strings":["Department of Communications Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Commun. Eng., Nat. Tsing Hua Univ., Hsinchu"],"affiliations":[{"raw_affiliation_string":"Department of Communications Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Commun. Eng., Nat. Tsing Hua Univ., Hsinchu","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016723773","display_name":"Ching\u2010Te Chiu","orcid":"https://orcid.org/0000-0003-2818-1125"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chiu","raw_affiliation_strings":["Taiwan","Department of Computer Science, National Tsing Hua University, Hsinchu,"],"affiliations":[{"raw_affiliation_string":"Taiwan","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu,","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006633881"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.14423426,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"790","last_page":"793"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7356438636779785},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.6476698517799377},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5952379703521729},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5623264908790588},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.540534257888794},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.5080811977386475},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4698300063610077},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.4637812376022339},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4278201460838318},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4174576997756958},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4096665382385254},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3627355098724365},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34242337942123413},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.32352933287620544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23317715525627136},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1804324984550476}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7356438636779785},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.6476698517799377},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5952379703521729},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5623264908790588},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.540534257888794},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.5080811977386475},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4698300063610077},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.4637812376022339},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4278201460838318},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4174576997756958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4096665382385254},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3627355098724365},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34242337942123413},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.32352933287620544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23317715525627136},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1804324984550476},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674972","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674972","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1576303948","https://openalex.org/W2001078510","https://openalex.org/W2036953502","https://openalex.org/W2059008798","https://openalex.org/W2101597431","https://openalex.org/W2110533965","https://openalex.org/W2132035454","https://openalex.org/W2133992641","https://openalex.org/W2136547340","https://openalex.org/W2141556950","https://openalex.org/W2143232235","https://openalex.org/W2145790810","https://openalex.org/W2149102094","https://openalex.org/W2159268376","https://openalex.org/W2541606260","https://openalex.org/W2545730873","https://openalex.org/W6679708046","https://openalex.org/W6679748966","https://openalex.org/W6680986801","https://openalex.org/W6681836692"],"related_works":["https://openalex.org/W2582761212","https://openalex.org/W2617769474","https://openalex.org/W1523933727","https://openalex.org/W4284697670","https://openalex.org/W2005821292","https://openalex.org/W1981294195","https://openalex.org/W2355563154","https://openalex.org/W2086299270","https://openalex.org/W2400672607","https://openalex.org/W2617261080"],"abstract_inverted_index":{"A":[0],"wide-range,":[1],"low-power":[2],"delay-locked":[3],"loop":[4],"based":[5],"(DLL-based)":[6],"frequency":[7,39,53,93,100,124,167],"multiplier":[8,54,94,125,168],"with":[9,62],"the":[10,23,28,32,37,42,52,72,81,86,102,106,113,144,165],"PMOS":[11,24],"active":[12,25],"load":[13,26],"and":[14,78,153,162,175],"adaptive":[15],"body":[16],"biasing":[17],"(ABB)":[18],"circuit":[19],"is":[20,68,119],"proposed.":[21],"Adding":[22],"in":[27,112],"delay":[29,109,116],"cells":[30,110],"has":[31],"inductive-peaking":[33],"effect":[34],"to":[35,59,75,131],"increase":[36],"operation":[38],"range.":[40],"With":[41],"clocked-power":[43],"ABB":[44],"current":[45],"mode":[46],"logic":[47],"(CML)":[48],"exclusive-OR":[49],"(XOR)":[50],"circuit,":[51],"can":[55,95,126],"achieve":[56],"power":[57,160],"saving":[58],"54.9%":[60],"compared":[61],"convention":[63],"CML":[64],"XOR":[65],"circuits.":[66],"This":[67],"achieved":[69],"by":[70],"reducing":[71],"supply":[73],"voltage":[74,114],"1":[76],"V":[77],"dc-level":[79],"of":[80,89,99,101,108,143,164],"differential":[82,90],"inputs,":[83],"while":[84],"maintaining":[85],"original":[87],"swing":[88],"outputs.":[91],"The":[92,121,139,159],"generate":[96],"N":[97],"times":[98],"input":[103],"clock":[104],"when":[105],"number":[107],"(N)":[111],"control":[115],"line":[117],"(VCDL)":[118],"even.":[120],"proposed":[122,166],"DLL-based":[123],"operate":[127],"from":[128],"80":[129,157],"MHz":[130,152],"2.64":[132,170],"GHz":[133,171],"using":[134],"0.18":[135],"mum":[136],"CMOS":[137],"process.":[138],"measured":[140],"peak-to-peak":[141],"jitters":[142],"DLL":[145],"core":[146],"are":[147,172],"30.56":[148],"ps":[149,155],"at":[150,156,169],"330":[151],"70":[154],"MHz.":[158],"consumption":[161],"jitter":[163],"27.79":[173],"mW":[174],"23.5":[176],"ps,":[177],"respectively.":[178]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}