{"id":"https://openalex.org/W2110247337","doi":"https://doi.org/10.1109/icecs.2008.4674971","title":"A low jitter self-calibration PLL for 10Gbps SoC transmission links application","display_name":"A low jitter self-calibration PLL for 10Gbps SoC transmission links application","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2110247337","doi":"https://doi.org/10.1109/icecs.2008.4674971","mag":"2110247337"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070310968","display_name":"Kuo-Hsing Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kuo-Hsing Cheng","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chungli]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chungli]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110205736","display_name":"Yu-Chang Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Chang Tsai","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chungli]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chungli]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053045810","display_name":"Kai\u2010Wei Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Wei Hong","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chungli]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chungli]","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050120190","display_name":"Yen-Hsueh Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Hsueh Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","[Dept. of Electr. Eng., Nat. Central Univ., Chungli]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Central Univ., Chungli]","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070310968"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73263676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"786","last_page":"789"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9004683494567871},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.864534854888916},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7630714178085327},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6980991363525391},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6331010460853577},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5432329177856445},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5372445583343506},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5096797943115234},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49651390314102173},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4502220153808594},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4094071090221405},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38366228342056274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37607741355895996},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2129494547843933}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9004683494567871},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.864534854888916},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7630714178085327},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6980991363525391},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6331010460853577},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5432329177856445},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5372445583343506},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5096797943115234},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49651390314102173},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4502220153808594},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4094071090221405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38366228342056274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37607741355895996},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2129494547843933},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674971","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674971","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1485287107","https://openalex.org/W2049340954","https://openalex.org/W2126270275","https://openalex.org/W2159758079","https://openalex.org/W2170316484"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W1486070987","https://openalex.org/W1994021281","https://openalex.org/W1600405202","https://openalex.org/W2544336511","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W1978186604","https://openalex.org/W2976219355","https://openalex.org/W2144737022"],"abstract_inverted_index":{"A":[0],"2.5-GHz":[1,87],"8-phase":[2],"phase-locked":[3],"loop":[4],"(PLL)":[5],"was":[6],"proposed":[7,19],"for":[8,32],"10":[9],"Gbps":[10],"system":[11],"on":[12],"chip":[13],"(SoC)":[14],"transmission":[15],"links":[16],"application.":[17],"The":[18,39,53,62,79],"self-calibration":[20],"method":[21],"can":[22,42],"adjust":[23],"the":[24,44,71,89],"multi-band":[25],"voltage":[26,34],"control":[27],"oscillator":[28],"(VCO)":[29],"to":[30],"compensate":[31],"process,":[33],"and":[35,50,88],"temperature":[36],"(PVT)":[37],"variations.":[38],"small":[40],"KVCO":[41],"reduce":[43],"effect":[45],"of":[46],"power/":[47],"ground":[48],"(P/G)":[49],"substrate":[51],"noise.":[52],"PLL":[54,63],"is":[55,66,75,83,92],"implemented":[56],"in":[57],"0.13":[58],"mum":[59],"CMOS":[60],"technology.":[61],"output":[64],"jitter":[65,74],"18.55":[67],"ps":[68,77],"(p-p)":[69],"where":[70],"reference":[72],"clock":[73],"20":[76],"(p-p).":[78],"total":[80],"power":[81],"dissipation":[82],"21":[84],"mW":[85],"at":[86],"core":[90],"area":[91],"0.08":[93],"mm":[94],"<sup":[95],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[97],".":[98]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}