{"id":"https://openalex.org/W2144993718","doi":"https://doi.org/10.1109/icecs.2008.4674970","title":"Linear programming based design of reconfigurable network on chip on eFPGA","display_name":"Linear programming based design of reconfigurable network on chip on eFPGA","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2144993718","doi":"https://doi.org/10.1109/icecs.2008.4674970","mag":"2144993718"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100406104","display_name":"Xinyu Li","orcid":"https://orcid.org/0000-0002-3730-0360"},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4405258625","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es Paris","ror":"https://ror.org/0106ccb15","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4405258625"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Xinyu Li","raw_affiliation_strings":["ENSTA, Paris, France","ENSTA, Paris"],"affiliations":[{"raw_affiliation_string":"ENSTA, Paris, France","institution_ids":["https://openalex.org/I201181511","https://openalex.org/I4405258625"]},{"raw_affiliation_string":"ENSTA, Paris","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]},{"id":"https://openalex.org/I4405258625","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es Paris","ror":"https://ror.org/0106ccb15","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4405258625"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Omar Hammami","raw_affiliation_strings":["ENSTA, Paris, France","ENSTA, Paris"],"affiliations":[{"raw_affiliation_string":"ENSTA, Paris, France","institution_ids":["https://openalex.org/I201181511","https://openalex.org/I4405258625"]},{"raw_affiliation_string":"ENSTA, Paris","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100406104"],"corresponding_institution_ids":["https://openalex.org/I201181511","https://openalex.org/I4405258625"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16695909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":null,"first_page":"782","last_page":"785"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9618122577667236},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.8032166361808777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.770272433757782},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5968430638313293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5967356562614441},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5388132929801941},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.518807590007782},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.45336559414863586},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.4343539774417877},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.43194520473480225},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3860982060432434},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10870271921157837}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9618122577667236},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.8032166361808777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.770272433757782},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5968430638313293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5967356562614441},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5388132929801941},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.518807590007782},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.45336559414863586},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.4343539774417877},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.43194520473480225},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3860982060432434},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10870271921157837},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674970","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1580327099","https://openalex.org/W2062845040","https://openalex.org/W2070392651","https://openalex.org/W2089155985","https://openalex.org/W2112357703","https://openalex.org/W2112708215","https://openalex.org/W2116793508","https://openalex.org/W2130276110","https://openalex.org/W2164703619"],"related_works":["https://openalex.org/W2144993718","https://openalex.org/W1976012348","https://openalex.org/W4302900513","https://openalex.org/W2560375935","https://openalex.org/W2904357088","https://openalex.org/W2614713859","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Multiprocessors":[0],"system":[1],"on":[2,23,40,90],"chip":[3,24,41],"are":[4,95],"expected":[5],"to":[6,34,57,79,97],"be":[7,30,68],"used":[8,96],"for":[9,25,87],"multiple":[10,27],"applications":[11,28],"which":[12,47],"might":[13,29,67],"exhibit":[14],"distinct":[15],"communication":[16],"patterns.":[17],"Finding":[18],"a":[19,43,77],"common":[20],"efficient":[21],"network":[22,39,49],"these":[26],"simply":[31],"impossible":[32],"due":[33],"the":[35,48,59,81,104],"diverging":[36],"requirements.":[37,62],"Reconfigurable":[38],"is":[42,50],"potential":[44],"solution":[45],"in":[46,55],"reconfigured":[51],"before":[52],"application":[53,60],"execution":[54],"order":[56],"match":[58],"specific":[61],"Implementation":[63],"of":[64,84,106],"this":[65,73],"reconfigurability":[66],"done":[69],"using":[70],"eFPGA.":[71],"In":[72],"paper":[74],"we":[75],"propose":[76],"methodology":[78],"specify":[80],"area":[82],"dimension":[83],"reconfigurable":[85],"eFPGA":[86],"NoC":[88],"(Network":[89],"Chip).":[91],"Various":[92],"objective":[93],"functions":[94],"drive":[98],"out":[99],"study.":[100],"Experimental":[101],"results":[102],"show":[103],"effectiveness":[105],"our":[107],"approach.":[108]},"counts_by_year":[],"updated_date":"2026-02-25T23:00:34.991745","created_date":"2025-10-10T00:00:00"}