{"id":"https://openalex.org/W2095641931","doi":"https://doi.org/10.1109/icecs.2008.4674968","title":"Testing content addressable memories using instructions and march-like algorithms","display_name":"Testing content addressable memories using instructions and march-like algorithms","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2095641931","doi":"https://doi.org/10.1109/icecs.2008.4674968","mag":"2095641931"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009663884","display_name":"Lin Ma","orcid":"https://orcid.org/0000-0003-1194-1642"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ma Lin","raw_affiliation_strings":["Chinese Academy of Sciences, Beijing, China","Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036492388","display_name":"Yunji Chen","orcid":"https://orcid.org/0000-0003-3925-5185"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Yunji","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114010526","display_name":"Menghao Su","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Su Menghao","raw_affiliation_strings":["Chinese Academy of Sciences, Beijing, China","Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366"]},{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062202987","display_name":"Zichu Qi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Zichu","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100766128","display_name":"Heng Zhang","orcid":"https://orcid.org/0000-0003-3591-3507"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhang Heng","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017475162","display_name":"Hu Weiwu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hu Weiwu","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5009663884"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":2.0797,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.87994702,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"774","last_page":"777"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.8649485111236572},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7668191194534302},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7412052154541016},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7296507358551025},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6164732575416565},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46054762601852417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4589501619338989},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4579031467437744},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33625632524490356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16719236969947815},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08109024167060852}],"concepts":[{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.8649485111236572},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7668191194534302},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7412052154541016},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7296507358551025},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6164732575416565},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46054762601852417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4589501619338989},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4579031467437744},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33625632524490356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16719236969947815},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08109024167060852},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2096164234","https://openalex.org/W2115795793","https://openalex.org/W2131517804","https://openalex.org/W2143795231","https://openalex.org/W2154237597","https://openalex.org/W2170642837","https://openalex.org/W6681610370","https://openalex.org/W6685163554"],"related_works":["https://openalex.org/W1983621239","https://openalex.org/W2357767623","https://openalex.org/W2373076786","https://openalex.org/W2140806655","https://openalex.org/W2101482453","https://openalex.org/W2152673879","https://openalex.org/W2378876129","https://openalex.org/W2438265345","https://openalex.org/W2335587172","https://openalex.org/W2357771869"],"abstract_inverted_index":{"CAM":[0,35,47,69],"is":[1,62,72],"widely":[2],"used":[3,103],"in":[4,104,119],"microprocessors":[5],"and":[6,48,70,96,107,124],"SOC":[7],"TLB":[8,18],"modules.":[9],"It":[10],"gives":[11],"great":[12],"advantage":[13],"for":[14,112],"software":[15],"development.":[16],"And":[17],"operations":[19],"become":[20],"bottleneck":[21],"of":[22,29,33,46,65,67,75],"the":[23,34,43,63,68,73,87,99,117],"microprocessor":[24,123],"performance.":[25,97],"The":[26,40,55,78,114],"test":[27,85,92],"cost":[28,93],"normal":[30],"BIST":[31,105],"approach":[32],"can":[36,101],"not":[37,90],"be":[38,102],"ignored.":[39],"paper":[41,115],"analyses":[42],"fault":[44],"models":[45],"proposes":[49],"an":[50],"instruction":[51],"suitable":[52],"march-like":[53],"algorithm.":[54],"algorithm":[56,79,88,100,118],"requires":[57],"14N+2L":[58],"operations,":[59],"where":[60],"N":[61],"number":[64],"words":[66],"L":[71],"width":[74],"a":[76,120],"word.":[77],"covers":[80],"100%":[81],"targeted":[82],"faults.":[83],"Instruction-level":[84],"using":[86],"has":[89],"any":[91],"on":[94],"area":[95],"Moreover":[98],"approaches":[106],"have":[108,125],"less":[109],"performance":[110],"lost":[111],"microprocessors.":[113],"instances":[116],"MIPS":[121],"compatible":[122],"good":[126],"results.":[127]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}