{"id":"https://openalex.org/W2150299528","doi":"https://doi.org/10.1109/icecs.2008.4674967","title":"A constraint-driven methodology for placement of analog and mixed-signal integrated circuits","display_name":"A constraint-driven methodology for placement of analog and mixed-signal integrated circuits","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2150299528","doi":"https://doi.org/10.1109/icecs.2008.4674967","mag":"2150299528"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076004940","display_name":"Ammar Nassaj","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Ammar Nassaj","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070654831","display_name":"Jens Lienig","orcid":"https://orcid.org/0000-0002-2140-4587"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Lienig","raw_affiliation_strings":["Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Institute of Electromechanical and Electronic Design, Dresden University of Technology, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108527309","display_name":"G\u00f6ran Jerke","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Goran Jerke","raw_affiliation_strings":["AE/EIM, Robert Bosch GmbH, Reutlingen, Germany"],"affiliations":[{"raw_affiliation_string":"AE/EIM, Robert Bosch GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076004940"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":2.0343,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.87493166,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"770","last_page":"773"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7734350562095642},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6951123476028442},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6809666752815247},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.665096640586853},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5639122724533081},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4895099401473999},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4799104630947113},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.46367546916007996},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.44699206948280334},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.44150933623313904},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4367208182811737},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43128734827041626},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3855644464492798},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31274503469467163},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2673090100288391},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18365293741226196},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1567850112915039},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11461931467056274},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09414991736412048}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7734350562095642},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6951123476028442},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6809666752815247},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.665096640586853},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5639122724533081},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4895099401473999},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4799104630947113},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.46367546916007996},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.44699206948280334},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.44150933623313904},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4367208182811737},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43128734827041626},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3855644464492798},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31274503469467163},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2673090100288391},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18365293741226196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1567850112915039},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11461931467056274},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09414991736412048},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W560265616","https://openalex.org/W2041433119","https://openalex.org/W2129043960","https://openalex.org/W2141776905","https://openalex.org/W2141964723","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2170981420","https://openalex.org/W2174422527"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2031235560","https://openalex.org/W2540146427","https://openalex.org/W2007222089","https://openalex.org/W2394022884","https://openalex.org/W2161335888","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W4318953393"],"abstract_inverted_index":{"Layout":[0],"design":[1,28,39,48],"of":[2,61,140],"analog":[3,63],"and":[4,11,64],"mixed-signal":[5,65],"circuits":[6],"is":[7,29,100,106,117],"often":[8,30],"a":[9,23,43,74,89,96],"manual":[10],"time-consuming,":[12],"trial-and-error":[13],"task.":[14],"Stringent":[15],"constraints":[16,79],"that":[17,76],"must":[18],"be":[19],"considered":[20],"simultaneously":[21],"are":[22],"major":[24],"reason":[25],"why":[26],"layout":[27],"not":[31,119],"automated.":[32],"To":[33],"overcome":[34],"this":[35],"bottleneck":[36],"in":[37,136],"the":[38,59,83,103,109,122,128,137,141],"process,":[40],"we":[41],"present":[42],"new":[44],"<i":[45],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[46],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">constraint-driven</i>":[47],"methodology.":[49],"We":[50],"have":[51],"verified":[52],"our":[53,115],"methodology":[54],"by":[55,121,127],"applying":[56],"it":[57],"to":[58,71,82],"placement":[60,94,105,123],"both":[62],"circuits.":[66],"Our":[67],"approach":[68],"allows":[69,133],"us":[70],"verify":[72],"whether":[73],"solution":[75,90,138],"satisfies":[77],"all":[78],"exists":[80],"prior":[81],"time":[84],"consuming":[85],"optimization":[86,110],"process.":[87],"If":[88],"exists,":[91],"an":[92],"initial":[93,104],"with":[95],"maximum":[97],"constraint":[98],"robustness":[99],"constructed.":[101],"Next,":[102],"optimized.":[107],"Unlike":[108],"engines":[111],"known":[112],"so":[113],"far,":[114],"implementation":[116],"driven":[118],"only":[120],"objectives,":[124],"but":[125],"also":[126],"adaptively":[129],"weighted":[130],"constraints.":[131,142],"This":[132],"efficient":[134],"searching":[135],"space":[139]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}