{"id":"https://openalex.org/W2135369666","doi":"https://doi.org/10.1109/icecs.2008.4674928","title":"AER filtering using GLIDER: VHDL cellular automata description","display_name":"AER filtering using GLIDER: VHDL cellular automata description","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2135369666","doi":"https://doi.org/10.1109/icecs.2008.4674928","mag":"2135369666"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/74406","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050129780","display_name":"Alejandro Linares-Barranco","orcid":"https://orcid.org/0000-0002-6056-740X"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Linares-Barranco","raw_affiliation_strings":["Department of Computer Architecture and Technology, University of Seville, Spain","Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075163995","display_name":"Jos\u00e9 Luis Sevillano","orcid":"https://orcid.org/0000-0002-1392-1832"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.L. Sevillano","raw_affiliation_strings":["Department of Computer Architecture and Technology, University of Seville, Spain","Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051195514","display_name":"Mohammad S. Obaidat","orcid":"https://orcid.org/0000-0002-1569-9657"},"institutions":[{"id":"https://openalex.org/I141450709","display_name":"Monmouth University","ror":"https://ror.org/01d6qxv05","country_code":"US","type":"education","lineage":["https://openalex.org/I141450709"]},{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"M. S. Obaidat","raw_affiliation_strings":["Computer Science Department, Monmouth University, NJ, USA","Dept. of Electron. Eng. Tech., Univ. of Valencia, Valencia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Monmouth University, NJ, USA","institution_ids":["https://openalex.org/I141450709"]},{"raw_affiliation_string":"Dept. of Electron. Eng. Tech., Univ. of Valencia, Valencia","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091207033","display_name":"N. Ferrando","orcid":"https://orcid.org/0000-0001-5769-0194"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"N. Ferrando","raw_affiliation_strings":["Department of Electronic Engineering, Technical University of Valencia, Spain","Dept. of Electron. Eng. Tech., Univ. of Valencia, Valencia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Technical University of Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. of Electron. Eng. Tech., Univ. of Valencia, Valencia","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":null,"display_name":"J. Cerda","orcid":null},"institutions":[{"id":"https://openalex.org/I141450709","display_name":"Monmouth University","ror":"https://ror.org/01d6qxv05","country_code":"US","type":"education","lineage":["https://openalex.org/I141450709"]},{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"J. Cerda","raw_affiliation_strings":["Department of Electronic Engineering, Technical University of Valencia, Spain","Comput. Sci. Dept., Monmouth Univ., Monmouth, NJ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Technical University of Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Comput. Sci. Dept., Monmouth Univ., Monmouth, NJ","institution_ids":["https://openalex.org/I141450709"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033985980","display_name":"D. Cascado","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"D. Cascado","raw_affiliation_strings":["Department of Computer Architecture and Technology, University of Seville, Spain","Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Jimenez","raw_affiliation_strings":["Department of Computer Architecture and Technology, University of Seville, Spain","Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":null,"display_name":"A. Civit","orcid":null},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Civit","raw_affiliation_strings":["Department of Computer Architecture and Technology, University of Seville, Spain","Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Technology, University of Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Dept. of Comput. Archit. & Technol., Univ. of Seville, Seville","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2778","issue":null,"first_page":"614","last_page":"617"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.7762184739112854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7526847720146179},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6935659646987915},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6109071373939514},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5228843688964844},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5159540772438049},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4666352868080139},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4628113806247711},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45679381489753723},{"id":"https://openalex.org/keywords/cellular-automaton","display_name":"Cellular automaton","score":0.4213569760322571},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4164890646934509},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2553926110267639},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.23640123009681702},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23340949416160583},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1366233229637146},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.11606401205062866}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.7762184739112854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7526847720146179},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6935659646987915},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6109071373939514},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5228843688964844},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5159540772438049},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4666352868080139},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4628113806247711},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45679381489753723},{"id":"https://openalex.org/C35527583","wikidata":"https://www.wikidata.org/wiki/Q189156","display_name":"Cellular automaton","level":2,"score":0.4213569760322571},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4164890646934509},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2553926110267639},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.23640123009681702},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23340949416160583},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1366233229637146},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.11606401205062866},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2008.4674928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/74406","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/74406","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/74406","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/74406","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W175083236","https://openalex.org/W1547056875","https://openalex.org/W1563514727","https://openalex.org/W1653079019","https://openalex.org/W1807988891","https://openalex.org/W1818823255","https://openalex.org/W2108704847","https://openalex.org/W2114058683","https://openalex.org/W2149312769","https://openalex.org/W2164636053","https://openalex.org/W2924471099","https://openalex.org/W4232588791","https://openalex.org/W6632599965","https://openalex.org/W6638435094"],"related_works":["https://openalex.org/W2549656885","https://openalex.org/W2144727712","https://openalex.org/W2355622827","https://openalex.org/W4306160710","https://openalex.org/W3205203327","https://openalex.org/W4387251031","https://openalex.org/W4293576507","https://openalex.org/W2504678134","https://openalex.org/W4225977302","https://openalex.org/W2804040790"],"abstract_inverted_index":{"Cellular":[0],"automata":[1],"(CA)":[2],"is":[3,46,60],"a":[4,61,113],"bio-inspired":[5,109],"processing":[6,20,84],"model":[7],"for":[8,65,111,124],"problem":[9],"solving,":[10],"initially":[11],"proposed":[12],"by":[13,21],"Von":[14],"Neumann.":[15],"This":[16,102],"approach":[17],"modularizes":[18],"the":[19,23,33,40,50,54,57,105,132,140,145],"dividing":[22],"solution":[24],"into":[25,139],"synchronous":[26],"cells":[27],"that":[28],"change":[29],"their":[30],"states":[31],"at":[32],"same":[34],"time":[35],"in":[36,134],"order":[37],"to":[38,48,78,95,130],"get":[39],"solution.":[41,52],"The":[42,120],"communication":[43,63],"between":[44,69],"them":[45],"crucial":[47],"achieve":[49],"correct":[51],"On":[53],"other":[55],"hand,":[56],"address-event-representation":[58],"(AER)":[59],"neuromorphic":[62,100],"protocol":[64],"transferring":[66],"asynchronous":[67],"events":[68],"VLSI":[70],"chips.":[71],"These":[72],"neuro-inspired":[73],"implementations":[74],"have":[75],"been":[76,128],"used":[77,129],"design":[79],"sensor":[80],"chips":[81,85],"(retina,":[82],"cochleas),":[83],"(convolutions,":[86],"filters)":[87],"and":[88,136],"learning":[89],"chips,":[90],"which":[91],"makes":[92],"it":[93,138],"possible":[94],"develop":[96],"complex,":[97],"multilayer,":[98],"multichip":[99],"systems.":[101],"paper":[103],"presents":[104],"fusion":[106],"of":[107,144],"both":[108],"solutions":[110],"implementing":[112],"vision":[114],"filter":[115,133],"based":[116],"on":[117],"3times3":[118],"convolutions.":[119],"GLIDER":[121],"software":[122],"tool":[123],"developing":[125],"CA":[126],"has":[127],"implement":[131],"VHDL":[135],"synthesize":[137],"Spartan":[141],"II":[142],"200":[143],"USB-AER.":[146]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}