{"id":"https://openalex.org/W2163145982","doi":"https://doi.org/10.1109/icecs.2008.4674925","title":"On the use of signed digit arithmetic for the new 6-inputs LUT based FPGAs","display_name":"On the use of signed digit arithmetic for the new 6-inputs LUT based FPGAs","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2163145982","doi":"https://doi.org/10.1109/icecs.2008.4674925","mag":"2163145982"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"G.C. Cardarilli","raw_affiliation_strings":["University of Rome \"Tor Vergata\", ITALY"],"affiliations":[{"raw_affiliation_string":"University of Rome \"Tor Vergata\", ITALY","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I2800530175","display_name":"Agenzia Spaziale Italiana","ror":"https://ror.org/034zgem50","country_code":"IT","type":"government","lineage":["https://openalex.org/I2800530175"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pontarelli","raw_affiliation_strings":["Viale Liegi, ASI Italian Space Agency, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Viale Liegi, ASI Italian Space Agency, Rome, Italy","institution_ids":["https://openalex.org/I2800530175"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["University of Rome \"Tor Vergata\", ITALY"],"affiliations":[{"raw_affiliation_string":"University of Rome \"Tor Vergata\", ITALY","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111673338","display_name":"A. Salsano","orcid":null},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Salsano","raw_affiliation_strings":["University of Rome \"Tor Vergata\", ITALY"],"affiliations":[{"raw_affiliation_string":"University of Rome \"Tor Vergata\", ITALY","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5028297120"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.4116,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.70537852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"602","last_page":"605"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8530608415603638},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7815444469451904},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7156963348388672},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6749773621559143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6606307029724121},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5730144381523132},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.48368674516677856},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26673299074172974},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26048552989959717},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24792072176933289},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.10483837127685547}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8530608415603638},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7815444469451904},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7156963348388672},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6749773621559143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6606307029724121},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5730144381523132},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48368674516677856},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26673299074172974},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26048552989959717},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24792072176933289},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.10483837127685547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/icecs.2008.4674925","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674925","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.220.2585","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.220.2585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dftgroup.uniroma2.it/lib/exe/fetch.php?media=icecs2008.pdf","raw_type":"text"},{"id":"pmh:oai:art.torvergata.it:2108/292964","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/292964","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323153","display_name":"Danmarks Tekniske Universitet","ror":"https://ror.org/04qtj9h94"},{"id":"https://openalex.org/F4320324579","display_name":"Universit\u00e0 degli Studi di Roma Tor Vergata","ror":"https://ror.org/02p77k626"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2077881312","https://openalex.org/W2131256658","https://openalex.org/W2559887101","https://openalex.org/W2916844179"],"related_works":["https://openalex.org/W2155289750","https://openalex.org/W3082309838","https://openalex.org/W3196607417","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2013839957","https://openalex.org/W2510992755","https://openalex.org/W2374017528","https://openalex.org/W4387951306","https://openalex.org/W4285503609"],"abstract_inverted_index":{"In":[0],"this":[1,48],"paper":[2],"the":[3,15,19,45,54,61,69,95],"use":[4,46],"of":[5,14,18,27,47,60,66,68],"signed":[6],"digit":[7],"(SD)":[8],"arithmetic":[9,89],"to":[10,42],"better":[11],"exploit":[12],"some":[13],"architectural":[16],"characteristic":[17],"last":[20,96],"generation":[21,97],"FPGAs":[22,63,80],"is":[23,90],"presented.":[24],"The":[25],"implementation":[26],"Radix-4":[28,87],"SD":[29,88],"adders,":[30],"multipliers":[31],"and":[32,76],"Finite":[33],"Impulse":[34],"Response":[35],"(FIR)":[36],"filters":[37],"has":[38],"been":[39,82],"carried":[40,83],"out":[41,84],"demonstrate":[43],"that":[44,86],"number":[49],"system":[50],"representation":[51],"optimally":[52],"fits":[53],"6-input":[55,77],"LUT":[56,75,78],"Logic":[57],"Elements":[58],"(LEs)":[59],"newest":[62],"architectures.":[64],"Comparisons":[65],"implementations":[67],"same":[70],"circuits":[71],"by":[72],"using":[73],"4-input":[74],"based":[79],"have":[81],"showing":[85],"very":[91],"efficiently":[92],"implemented":[93],"in":[94],"FPGAS.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}