{"id":"https://openalex.org/W2103473573","doi":"https://doi.org/10.1109/icecs.2008.4674910","title":"H-tree CMOS logic circuit","display_name":"H-tree CMOS logic circuit","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2103473573","doi":"https://doi.org/10.1109/icecs.2008.4674910","mag":"2103473573"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112272977","display_name":"Shun-Wen Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137066","display_name":"Far East University","ror":"https://ror.org/03ms7mr17","country_code":"TW","type":"education","lineage":["https://openalex.org/I4210137066"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shun-Wen Cheng","raw_affiliation_strings":["Department of Electronic Engineering, Far East University, Tainan, Taiwan","Dept. of Electron. Eng., Far East Univ., Tainan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Far East University, Tainan, Taiwan","institution_ids":["https://openalex.org/I4210137066"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Far East Univ., Tainan","institution_ids":["https://openalex.org/I4210137066"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5112272977"],"corresponding_institution_ids":["https://openalex.org/I4210137066"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.73068941,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"542","last_page":"545"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7439399361610413},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7363483905792236},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.673044741153717},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6466687917709351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6216541528701782},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6123656034469604},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.592871904373169},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.5877203345298767},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5612201690673828},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5582361817359924},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5397902131080627},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4956313371658325},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.45614808797836304},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.42995429039001465},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.42699509859085083},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3853057622909546},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.33424684405326843},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2768392562866211},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27204403281211853},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2057836353778839},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16968664526939392},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.15717196464538574},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07880222797393799}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7439399361610413},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7363483905792236},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.673044741153717},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6466687917709351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6216541528701782},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6123656034469604},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.592871904373169},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.5877203345298767},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5612201690673828},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5582361817359924},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5397902131080627},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4956313371658325},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.45614808797836304},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.42995429039001465},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.42699509859085083},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3853057622909546},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.33424684405326843},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2768392562866211},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27204403281211853},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2057836353778839},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16968664526939392},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.15717196464538574},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07880222797393799},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674910","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1603444000"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W2466591189","https://openalex.org/W3022525969","https://openalex.org/W4389045693","https://openalex.org/W2376859467","https://openalex.org/W2764789987","https://openalex.org/W2254425074","https://openalex.org/W1486319300"],"abstract_inverted_index":{"Programmable":[0],"routing":[1],"networks":[2],"and":[3,39,74,106],"configurable":[4,9,19,80,92],"logic":[5,27,46,60,87,93,100],"blocks":[6],"(CLB)":[7],"achieve":[8],"computing":[10],"of":[11,77],"nowadays.":[12],"This":[13],"study":[14],"proposed":[15,79],"a":[16],"novel":[17],"H-tree":[18,26],"circuit.":[20],"The":[21,91],"10-transistor":[22],"(5P5N)":[23],"CMOS":[24],"version":[25],"gate":[28,81,94,104],"can":[29],"generate":[30],"AOI22,":[31],"OAI22,":[32],"AOI21,":[33],"OAI21,":[34],"NAND3,":[35],"NAND2,":[36],"NOR3,":[37],"NOR2":[38],"INV":[40],"functions.":[41],"A":[42],"classic":[43],"8-to-1":[44],"multiplexer-based":[45],"module":[47,61],"needs":[48,63],"36":[49],"transistors":[50,65],"to":[51,66,102],"implement":[52],"these":[53],"functions;":[54],"even":[55],"an":[56],"Actelpsilas":[57],"ACT":[58],"1":[59],"also":[62],"24":[64],"cover":[67],"the":[68,71,78,98],"job.":[69],"Both":[70],"transistor":[72],"count":[73],"layout":[75],"cost":[76],"are":[82],"smaller":[83],"than":[84],"any":[85],"other":[86],"cell":[88],"in":[89],"FPGA/CPLD.":[90],"could":[95],"work":[96],"with":[97],"existing":[99],"cells":[101],"increase":[103],"utilization":[105],"integration.":[107]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}