{"id":"https://openalex.org/W2162004947","doi":"https://doi.org/10.1109/icecs.2008.4674904","title":"On-chip clock network using interconnected and coupled ring oscillators","display_name":"On-chip clock network using interconnected and coupled ring oscillators","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2162004947","doi":"https://doi.org/10.1109/icecs.2008.4674904","mag":"2162004947"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674904","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002962334","display_name":"Manuel Salim Maza","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Manuel Salim Maza","raw_affiliation_strings":["Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite E, Jalisco, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite E, Jalisco, M\u00e9xico","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103359751","display_name":"Oscar Gonz\u00e1lez D\u00edaz","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Oscar Gonzalez Diaz","raw_affiliation_strings":["Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \u201cE\u201d, Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico","Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \"E\", Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \u201cE\u201d, Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico","institution_ids":[]},{"raw_affiliation_string":"Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \"E\", Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056709003","display_name":"M\u00f3nico Linares Aranda","orcid":"https://orcid.org/0000-0001-6206-0816"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"Monico Linares Aranda","raw_affiliation_strings":["Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \u201cE\u201d, Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico","\u00d3ptica y Electr\u00f3nica, Instituto Nacional de Astrofisica Optica y Electronica, Puebla, Mexico","Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \"E\", Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \u201cE\u201d, Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico","institution_ids":[]},{"raw_affiliation_string":"\u00d3ptica y Electr\u00f3nica, Instituto Nacional de Astrofisica Optica y Electronica, Puebla, Mexico","institution_ids":["https://openalex.org/I39824353"]},{"raw_affiliation_string":"Freescale Semiconductor M\u00e9xico, Complejo Intermex Suite \"E\", Sta. Ma. Tlaquepaque, Jalisco, M\u00e9xico","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002962334"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.16969654,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"518","last_page":"521"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ring","display_name":"Ring (chemistry)","score":0.693628191947937},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6725826859474182},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6067690253257751},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5869760513305664},{"id":"https://openalex.org/keywords/ring-network","display_name":"Ring network","score":0.4946458041667938},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4595566987991333},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4584064781665802},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45593732595443726},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4310915470123291},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4138835668563843},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.39703214168548584},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.34877488017082214},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33791452646255493},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3080131709575653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2872026860713959},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28654929995536804},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2797950506210327},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.13805660605430603},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08918008208274841}],"concepts":[{"id":"https://openalex.org/C2780378348","wikidata":"https://www.wikidata.org/wiki/Q25351438","display_name":"Ring (chemistry)","level":2,"score":0.693628191947937},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6725826859474182},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6067690253257751},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5869760513305664},{"id":"https://openalex.org/C122306262","wikidata":"https://www.wikidata.org/wiki/Q719775","display_name":"Ring network","level":3,"score":0.4946458041667938},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4595566987991333},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4584064781665802},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45593732595443726},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4310915470123291},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4138835668563843},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.39703214168548584},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.34877488017082214},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33791452646255493},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3080131709575653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2872026860713959},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28654929995536804},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2797950506210327},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.13805660605430603},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08918008208274841},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674904","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1484942048","https://openalex.org/W1522269972","https://openalex.org/W1589319782","https://openalex.org/W2114062301","https://openalex.org/W2119524512","https://openalex.org/W2133355890","https://openalex.org/W2153574826","https://openalex.org/W2153849623","https://openalex.org/W2158881717","https://openalex.org/W2162234460","https://openalex.org/W2163748441","https://openalex.org/W4246709126","https://openalex.org/W6684123959"],"related_works":["https://openalex.org/W2144402314","https://openalex.org/W1508592555","https://openalex.org/W2028650089","https://openalex.org/W2474747038","https://openalex.org/W2164715378","https://openalex.org/W3139930951","https://openalex.org/W2121694082","https://openalex.org/W1978275142","https://openalex.org/W2617502113","https://openalex.org/W2128060653"],"abstract_inverted_index":{"All":[0],"synchronous":[1],"systems":[2],"use":[3,44],"a":[4,9],"clock":[5,38],"distribution":[6,39],"network":[7],"covering":[8],"large":[10],"section":[11],"of":[12,21,29,45,80],"the":[13,18,22,27,74],"integrated":[14],"circuit":[15],"and":[16,31,76,83],"handling":[17],"fastest":[19],"frequencies":[20],"device.":[23],"In":[24],"this":[25],"work,":[26],"performance":[28],"interconnected":[30,46,85],"coupled":[32],"ring":[33,86],"oscillator":[34],"arrays":[35],"working":[36],"as":[37],"networks":[40],"is":[41],"analyzed.":[42],"The":[43],"three-delay":[47],"stages":[48],"rings":[49],"are":[50],"proposed":[51],"even":[52],"for":[53,73],"chip":[54],"lengths":[55],"from":[56],"4":[57],"to":[58],"24":[59],"mm.":[60],"Typical":[61],"3.3":[62],"V":[63],"AMS":[64],"0.35":[65],"mum":[66],"CMOS":[67],"N-well":[68],"process":[69],"parameters":[70],"were":[71],"used":[72],"design":[75],"fabrication.":[77],"Experimental":[78],"results":[79],"16":[81],"non-expanded":[82],"expanded":[84],"oscillators":[87],"agree":[88],"with":[89],"simulation.":[90]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}