{"id":"https://openalex.org/W2161844173","doi":"https://doi.org/10.1109/icecs.2008.4674899","title":"CMOS bulk input current switch logic circuit","display_name":"CMOS bulk input current switch logic circuit","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2161844173","doi":"https://doi.org/10.1109/icecs.2008.4674899","mag":"2161844173"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022417847","display_name":"Hong\u2010Yi Huang","orcid":"https://orcid.org/0000-0002-6556-3256"},"institutions":[{"id":"https://openalex.org/I99613584","display_name":"National Taipei University","ror":"https://ror.org/03e29r284","country_code":"TW","type":"education","lineage":["https://openalex.org/I99613584"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hong-Yi Huang","raw_affiliation_strings":["Graduate Institute of Electrical Engineering, National Taipei University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electrical Engineering, National Taipei University, Taiwan","institution_ids":["https://openalex.org/I99613584"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002368116","display_name":"Chun-Tsai Hung","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chun-Tsai Hung","raw_affiliation_strings":["Department of Electronic Engineering, National ShaLu Industrial Vocational Senior High School, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National ShaLu Industrial Vocational Senior High School, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022195944","display_name":"Sheng-Chia Chiang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sheng-Chia Chiang","raw_affiliation_strings":["Department of Electronic Engineering, National ShaLu Industrial Vocational Senior High School, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National ShaLu Industrial Vocational Senior High School, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022417847"],"corresponding_institution_ids":["https://openalex.org/I99613584"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17948822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"498","last_page":"501"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8388110399246216},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8064484596252441},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5922479629516602},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5381378531455994},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5300744771957397},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5223958492279053},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.4700421690940857},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4651098847389221},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44243112206459045},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.44238194823265076},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4326162338256836},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.43158629536628723},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3443586230278015},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2868490517139435},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2592095136642456},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.12916460633277893}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8388110399246216},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8064484596252441},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5922479629516602},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5381378531455994},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5300744771957397},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5223958492279053},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.4700421690940857},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4651098847389221},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44243112206459045},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.44238194823265076},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4326162338256836},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.43158629536628723},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3443586230278015},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2868490517139435},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2592095136642456},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.12916460633277893}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1515833048","https://openalex.org/W2000260960","https://openalex.org/W2017716268","https://openalex.org/W2027852725","https://openalex.org/W2052622532","https://openalex.org/W2068355008","https://openalex.org/W2083235919","https://openalex.org/W2085156654","https://openalex.org/W2150090234","https://openalex.org/W2155199871","https://openalex.org/W2168313241","https://openalex.org/W2264482608"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2965791759","https://openalex.org/W2894573466","https://openalex.org/W2169842719","https://openalex.org/W1485027372","https://openalex.org/W1889611132","https://openalex.org/W2554253794","https://openalex.org/W2108907112","https://openalex.org/W2539423522","https://openalex.org/W2100280798"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"the":[3,32,60,84,98,108],"CMOS":[4],"bulk-input":[5],"current":[6,39],"switch":[7],"logic":[8,62,111],"(BCSL)":[9],"circuit":[10,17],"is":[11,27,43,79,95],"proposed.":[12],"A":[13,38],"negative":[14],"(positive)":[15],"boost":[16],"providing":[18],"a":[19,47],"voltage":[20],"level":[21],"for":[22],"NMOS":[23],"(PMOS)":[24],"bulk":[25],"terminal":[26],"also":[28],"developed":[29],"to":[30,45,69,107],"avoid":[31],"forward":[33],"biasing":[34],"of":[35,49,86],"drain/source-to-bulk":[36],"junctions.":[37],"latch":[40],"sense":[41],"amplifier":[42],"used":[44],"generate":[46],"pair":[48],"full-swing":[50],"output":[51],"signals":[52],"without":[53],"dc":[54],"power":[55,78,104],"dissipation.":[56],"The":[57,76,81],"devices":[58],"in":[59,66,91,113],"differential":[61,110],"network":[63],"are":[64],"connected":[65],"parallel,":[67],"leading":[68],"low":[70],"parasitic":[71],"resistive":[72],"and":[73,88,103],"capacitive":[74],"load.":[75],"dynamic":[77],"reduced.":[80],"BCSL":[82,99],"has":[83,100],"potential":[85],"low-power":[87],"high-speed":[89],"operation":[90],"low-voltage":[92],"design.":[93],"It":[94],"shown":[96],"that":[97],"better":[101],"speed":[102],"performance":[105],"compared":[106],"conventional":[109],"circuits":[112],"simulation":[114],"results.":[115]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}