{"id":"https://openalex.org/W2142916228","doi":"https://doi.org/10.1109/icecs.2008.4674893","title":"Co-simulation of SystemC TLM with RTL HDL for surveillance camera system verification","display_name":"Co-simulation of SystemC TLM with RTL HDL for surveillance camera system verification","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2142916228","doi":"https://doi.org/10.1109/icecs.2008.4674893","mag":"2142916228"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014896776","display_name":"Jeongwoo Park","orcid":"https://orcid.org/0009-0006-7659-6340"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jeongwoo Park","raw_affiliation_strings":["School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Sch. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102156631","display_name":"Bongchun Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Bongchun Lee","raw_affiliation_strings":["School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Sch. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100893574","display_name":"Kyusam Lim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyusam Lim","raw_affiliation_strings":["School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Sch. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100672339","display_name":"Jeong-Hun Kim","orcid":"https://orcid.org/0000-0001-8209-5944"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeonghun Kim","raw_affiliation_strings":["School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Sch. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040631032","display_name":"Suki Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suki Kim","raw_affiliation_strings":["School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Sch. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Sch. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046877168","display_name":"Kwang\u2010Hyun Baek","orcid":"https://orcid.org/0000-0002-0046-3211"},"institutions":[{"id":"https://openalex.org/I67900169","display_name":"Chung-Ang University","ror":"https://ror.org/01r024a98","country_code":"KR","type":"education","lineage":["https://openalex.org/I67900169"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Hyun Baek","raw_affiliation_strings":["School of Electronics and Computer Engineering, Chung-Ang University, Seoul, South Korea","Sch. of Electr. & Electron. Eng., Chung Ang Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Computer Engineering, Chung-Ang University, Seoul, South Korea","institution_ids":["https://openalex.org/I67900169"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Chung Ang Univ., Seoul","institution_ids":["https://openalex.org/I67900169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5014896776"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":1.3864,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84418822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"sda 2000","issue":null,"first_page":"474","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9589525461196899},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.8345355987548828},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8292960524559021},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7944958209991455},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7055518627166748},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7033401727676392},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5816758275032043},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5683243274688721},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5008933544158936},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48987337946891785},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.4855782389640808},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43688103556632996},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4349393844604492},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39702072739601135},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3434600234031677},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.18240821361541748},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.10558342933654785}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9589525461196899},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.8345355987548828},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8292960524559021},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7944958209991455},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7055518627166748},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7033401727676392},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5816758275032043},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5683243274688721},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5008933544158936},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48987337946891785},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.4855782389640808},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43688103556632996},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4349393844604492},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39702072739601135},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3434600234031677},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.18240821361541748},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.10558342933654785},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1502477161","https://openalex.org/W1515109292","https://openalex.org/W2128443489","https://openalex.org/W2150456748","https://openalex.org/W2151415616","https://openalex.org/W2164354632","https://openalex.org/W2481725867"],"related_works":["https://openalex.org/W2104183572","https://openalex.org/W2035296141","https://openalex.org/W4247397443","https://openalex.org/W1934552808","https://openalex.org/W1540531211","https://openalex.org/W2156965212","https://openalex.org/W4233602124","https://openalex.org/W2537252220","https://openalex.org/W2133071611","https://openalex.org/W2613436976"],"abstract_inverted_index":{"Modern":[0],"SoCs":[1,12],"have":[2],"the":[3,56,95,113],"large":[4],"scale":[5],"and":[6,16,33,94,112,129,136],"complexity.":[7],"Modeling":[8],"hardware":[9],"architectures":[10],"for":[11,86],"usually":[13],"requires":[14],"pin-level":[15],"cycle-level":[17],"descriptions":[18],"by":[19,102,109,121,139],"register":[20],"transfer":[21],"level(RTL).":[22],"Hardware":[23],"design":[24],"at":[25,134,144],"RTL":[26,60,73,122,140],"takes":[27],"too":[28],"much":[29],"effort":[30],"to":[31,75,147],"develop":[32],"simulate":[34],"HDL":[35,74,141],"code":[36],"such":[37],"as":[38],"Verilog":[39],"or":[40],"VHDL.":[41],"Therefore,":[42],"a":[43,76,81],"higher":[44],"abstraction":[45],"level":[46,50],"is":[47,107],"needed.":[48],"Transaction":[49],"modeling":[51,61],"(TLM)":[52],"using":[53,80],"SystemC":[54,70,103],"addresses":[55],"limitations":[57],"of":[58,69,116],"pure":[59],"methodologies.":[62],"In":[63],"this":[64,117],"paper,":[65],"we":[66],"apply":[67],"co-simulation":[68],"TLM":[71],"with":[72],"surveillance":[77],"camera":[78],"system":[79,118],"one-bit":[82],"motion":[83,96],"detection":[84,97],"algorithm":[85],"portable":[87],"applications.":[88],"The":[89],"host":[90],"controller":[91],"interface":[92],"(HCI)":[93],"sensor":[98],"(MDS)":[99],"are":[100,119,132,142],"implemented":[101,108,120,138],"TLM.":[104],"API":[105,130],"program":[106,111,131],"C++":[110],"other":[114],"blocks":[115,137],"HDL.":[123],"To":[124],"verify":[125],"co-simulation,":[126],"HCI,":[127],"MDS,":[128],"operated":[133],"PC":[135],"downloaded":[143],"FPGA":[145],"board":[146],"support":[148],"emulation.":[149]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}