{"id":"https://openalex.org/W2155520394","doi":"https://doi.org/10.1109/icecs.2008.4674891","title":"DLX HOTOKADA: A design and implementation of a 32-bit dual core capable DLX microprocessor with single level cache","display_name":"DLX HOTOKADA: A design and implementation of a 32-bit dual core capable DLX microprocessor with single level cache","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2155520394","doi":"https://doi.org/10.1109/icecs.2008.4674891","mag":"2155520394"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5097723529","display_name":"Darryl Aldrin M. Dioquino","orcid":null},"institutions":[{"id":"https://openalex.org/I103911934","display_name":"University of the Philippines System","ror":"https://ror.org/02hqkr514","country_code":"PH","type":"education","lineage":["https://openalex.org/I103911934"]}],"countries":["PH"],"is_corresponding":true,"raw_author_name":"Darryl Aldrin M. Dioquino","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, University of Philippines, Philippines"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, University of Philippines, Philippines","institution_ids":["https://openalex.org/I103911934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097777340","display_name":"Katrina Joy S. Rosario","orcid":null},"institutions":[{"id":"https://openalex.org/I103911934","display_name":"University of the Philippines System","ror":"https://ror.org/02hqkr514","country_code":"PH","type":"education","lineage":["https://openalex.org/I103911934"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Katrina Joy S. Rosario","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, University of Philippines, Philippines"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, University of Philippines, Philippines","institution_ids":["https://openalex.org/I103911934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097830967","display_name":"Homer F. Supe","orcid":null},"institutions":[{"id":"https://openalex.org/I103911934","display_name":"University of the Philippines System","ror":"https://ror.org/02hqkr514","country_code":"PH","type":"education","lineage":["https://openalex.org/I103911934"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Homer F. Supe","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, University of Philippines, Philippines"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, University of Philippines, Philippines","institution_ids":["https://openalex.org/I103911934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090814852","display_name":"Jestoni V. Zarsuela","orcid":null},"institutions":[{"id":"https://openalex.org/I103911934","display_name":"University of the Philippines System","ror":"https://ror.org/02hqkr514","country_code":"PH","type":"education","lineage":["https://openalex.org/I103911934"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Jestoni V. Zarsuela","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, University of Philippines, Philippines"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, University of Philippines, Philippines","institution_ids":["https://openalex.org/I103911934"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068797434","display_name":"Anastacia P. Ballesil","orcid":null},"institutions":[{"id":"https://openalex.org/I103911934","display_name":"University of the Philippines System","ror":"https://ror.org/02hqkr514","country_code":"PH","type":"education","lineage":["https://openalex.org/I103911934"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Anastacia P. Ballesil","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, University of Philippines, Philippines"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, University of Philippines, Philippines","institution_ids":["https://openalex.org/I103911934"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053249627","display_name":"Joy Alinda Reyes","orcid":null},"institutions":[{"id":"https://openalex.org/I103911934","display_name":"University of the Philippines System","ror":"https://ror.org/02hqkr514","country_code":"PH","type":"education","lineage":["https://openalex.org/I103911934"]}],"countries":["PH"],"is_corresponding":false,"raw_author_name":"Joy Alinda Reyes","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, University of Philippines, Philippines"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, University of Philippines, Philippines","institution_ids":["https://openalex.org/I103911934"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5097723529"],"corresponding_institution_ids":["https://openalex.org/I103911934"],"apc_list":null,"apc_paid":null,"fwci":1.0398,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.81824556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"466","last_page":"469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8216784000396729},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7694416046142578},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6234572529792786},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5579829216003418},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4987649917602539},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4939020276069641},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4726105034351349},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4560413956642151},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4553227722644806},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45374900102615356},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.431052029132843},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4269174039363861},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.41773301362991333},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4155585765838623}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8216784000396729},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7694416046142578},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6234572529792786},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5579829216003418},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4987649917602539},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4939020276069641},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4726105034351349},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4560413956642151},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4553227722644806},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45374900102615356},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.431052029132843},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4269174039363861},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.41773301362991333},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4155585765838623}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1552400450","https://openalex.org/W1567646530","https://openalex.org/W1993563260","https://openalex.org/W2136309889","https://openalex.org/W2294693415","https://openalex.org/W2341873030","https://openalex.org/W4241061260","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2114386333","https://openalex.org/W2363769136","https://openalex.org/W2148571123","https://openalex.org/W2118932116","https://openalex.org/W2396934146","https://openalex.org/W2509523906","https://openalex.org/W2535115842","https://openalex.org/W2734782074","https://openalex.org/W2020176098"],"abstract_inverted_index":{"Data":[0,81],"access":[1],"in":[2,58],"main":[3],"memory":[4],"units":[5],"can":[6],"be":[7],"sufficient":[8],"for":[9,15],"processors":[10],"but":[11],"due":[12,88],"to":[13,31,48,83,89],"demands":[14],"faster":[16],"computers":[17],"nowadays,":[18],"implementation":[19],"of":[20,28,69],"multiple":[21],"cores":[22],"as":[23,25],"well":[24],"the":[26,70],"usage":[27],"a":[29,42,49,59,80],"cache":[30,57],"increase":[32],"performance,":[33],"are":[34],"necessary.":[35],"These":[36],"two":[37],"solutions":[38],"were":[39],"implemented":[40],"using":[41],"32-bit":[43],"pipelined":[44],"DLX":[45,54],"microprocessor,":[46],"resulting":[47],"dual":[50],"core":[51],"capable":[52],"(DCC)":[53],"with":[55],"single-level":[56],"Uniform":[60],"Memory":[61],"Access":[62],"Architecture":[63],"type.":[64],"This":[65],"project":[66],"made":[67],"use":[68],"Shared":[71],"Cache":[72,78,82],"System":[73],"divided":[74],"into":[75],"an":[76],"Instruction":[77],"and":[79,92],"solve":[84],"processor":[85],"structural":[86],"hazards":[87],"coincident":[90],"instruction":[91],"data":[93],"access.":[94]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}