{"id":"https://openalex.org/W2138796404","doi":"https://doi.org/10.1109/icecs.2008.4674865","title":"Simulation-equation-based methodology for design of CMOS amplifiers using Geometric Programming","display_name":"Simulation-equation-based methodology for design of CMOS amplifiers using Geometric Programming","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2138796404","doi":"https://doi.org/10.1109/icecs.2008.4674865","mag":"2138796404"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058515738","display_name":"Mohammad Hossein Maghami","orcid":"https://orcid.org/0000-0002-7932-9161"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mohammad Hossein Maghami","raw_affiliation_strings":["Department of Electrical Engineering, Amirkabir University of Technology\uc2a0, Tehran, Iran","Dept. of Electr. Eng., Amirkabir Univ., Tehran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Amirkabir Univ., Tehran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000683001","display_name":"Farzad Inanlou","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Farzad Inanlou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boston University, Boston, USA","Dept .of Electr. & Comput. Eng., Boston Univ., Boston, MA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boston University, Boston, USA","institution_ids":[]},{"raw_affiliation_string":"Dept .of Electr. & Comput. Eng., Boston Univ., Boston, MA","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101600647","display_name":"Reza Lotfi","orcid":"https://orcid.org/0000-0002-8422-1809"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Reza Lotfi","raw_affiliation_strings":["Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","Dept. of Electr. Eng., Ferdowsi Univ. of Mashhad, Mashhad"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Ferdowsi Univ. of Mashhad, Mashhad","institution_ids":["https://openalex.org/I86958956"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5058515738"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.74116451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"360","last_page":"363"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/geometric-programming","display_name":"Geometric programming","score":0.7686150074005127},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6253029108047485},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.560818076133728},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5307360291481018},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5070831775665283},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5068026185035706},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.48613259196281433},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48020777106285095},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47899147868156433},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.46904048323631287},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4599522650241852},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4575802683830261},{"id":"https://openalex.org/keywords/optimal-design","display_name":"Optimal design","score":0.4317959249019623},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.42156556248664856},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4171363115310669},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3944016396999359},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24216991662979126},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20296847820281982},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17533138394355774},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1136818528175354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10081666707992554}],"concepts":[{"id":"https://openalex.org/C20729856","wikidata":"https://www.wikidata.org/wiki/Q2078279","display_name":"Geometric programming","level":2,"score":0.7686150074005127},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6253029108047485},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.560818076133728},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5307360291481018},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5070831775665283},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5068026185035706},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.48613259196281433},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48020777106285095},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47899147868156433},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.46904048323631287},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4599522650241852},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4575802683830261},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.4317959249019623},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.42156556248664856},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4171363115310669},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3944016396999359},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24216991662979126},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20296847820281982},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17533138394355774},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1136818528175354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10081666707992554},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1553149778","https://openalex.org/W1595597528","https://openalex.org/W2106476087","https://openalex.org/W2109755562","https://openalex.org/W2122919983","https://openalex.org/W2147849504","https://openalex.org/W2158338310","https://openalex.org/W2258840170"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2743305891","https://openalex.org/W2070693700","https://openalex.org/W2908947570","https://openalex.org/W2078506771","https://openalex.org/W2374651972","https://openalex.org/W4309227549","https://openalex.org/W2151657833","https://openalex.org/W2977629304"],"abstract_inverted_index":{"Geometric":[0],"programming":[1],"(GP)":[2],"has":[3,104],"been":[4,105],"employed":[5],"in":[6,44,48,59,63],"automatic":[7],"design":[8,86],"of":[9,36,75,100],"analog":[10],"integrated":[11],"circuits.":[12],"Its":[13],"major":[14,73],"advantage":[15],"is":[16],"the":[17,21,34,37,41,98,101],"ability":[18],"to":[19,25,96,107],"find":[20],"globally":[22],"optimum":[23,66],"solution":[24],"a":[26,64],"problem.":[27],"It":[28],"however,":[29],"suffers":[30],"from":[31],"dependency":[32],"on":[33,89],"accuracy":[35],"initial":[38],"equations":[39],"and":[40,56,80],"parameters":[42],"used":[43],"these":[45],"equations.":[46],"This,":[47],"circuit":[49,67],"design,":[50],"causes":[51],"discrepancies":[52],"between":[53],"GP":[54,90],"predictions":[55],"simulation":[57],"results-especially":[58],"sub-micron":[60],"devices-thus":[61],"resulting":[62],"non-globally":[65],"design.":[68],"In":[69,94],"this":[70,76],"paper,":[71],"two":[72,108],"sources":[74],"discrepancy":[77],"are":[78],"introduced":[79],"resolved":[81],"by":[82],"an":[83],"iterative":[84],"simulation-equation-based":[85],"methodology":[87],"based":[88],"for":[91],"operational":[92],"amplifiers.":[93],"order":[95],"show":[97],"effectiveness":[99],"methodology,":[102],"it":[103],"applied":[106],"op-amp":[109],"architectures.":[110]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}