{"id":"https://openalex.org/W2098092582","doi":"https://doi.org/10.1109/icecs.2008.4674814","title":"High speed and ultra low voltage CMOS latch","display_name":"High speed and ultra low voltage CMOS latch","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2098092582","doi":"https://doi.org/10.1109/icecs.2008.4674814","mag":"2098092582"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103258590","display_name":"Yngvar Berg","orcid":"https://orcid.org/0000-0003-4519-995X"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Y. Berg","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","Dept. of Inf., Univ. of Oslo, Oslo"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Oslo, Oslo","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068390115","display_name":"Omid Mirmotahari","orcid":"https://orcid.org/0009-0003-2821-1088"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"O. Mirmotahari","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","Dept. of Inf., Univ. of Oslo, Oslo"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Oslo, Oslo","institution_ids":["https://openalex.org/I184942183"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026627174","display_name":"Snorre Aunet","orcid":"https://orcid.org/0000-0002-6465-8886"},"institutions":[{"id":"https://openalex.org/I184942183","display_name":"University of Oslo","ror":"https://ror.org/01xtthb56","country_code":"NO","type":"education","lineage":["https://openalex.org/I184942183"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"S. Aunet","raw_affiliation_strings":["Department of Informatics, University of Oslo, Oslo, Norway","Dept. of Inf., Univ. of Oslo, Oslo"],"affiliations":[{"raw_affiliation_string":"Department of Informatics, University of Oslo, Oslo, Norway","institution_ids":["https://openalex.org/I184942183"]},{"raw_affiliation_string":"Dept. of Inf., Univ. of Oslo, Oslo","institution_ids":["https://openalex.org/I184942183"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103258590"],"corresponding_institution_ids":["https://openalex.org/I184942183"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.1224451,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8196481466293335},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5437702536582947},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5412186980247498},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5372635722160339},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.5295428037643433},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5183264017105103},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5076655149459839},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.49950146675109863},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4883560836315155},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.47063466906547546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4449978768825531},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.44228315353393555},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.41715532541275024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3007828891277313},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2475224733352661}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8196481466293335},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5437702536582947},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5412186980247498},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5372635722160339},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.5295428037643433},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5183264017105103},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5076655149459839},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.49950146675109863},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4883560836315155},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.47063466906547546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4449978768825531},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.44228315353393555},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.41715532541275024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3007828891277313},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2475224733352661}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1566416706","https://openalex.org/W1633471522","https://openalex.org/W1663816628","https://openalex.org/W2004954226","https://openalex.org/W2111719342","https://openalex.org/W2114621701","https://openalex.org/W2121190917","https://openalex.org/W2136174403","https://openalex.org/W2138245782","https://openalex.org/W2160142098","https://openalex.org/W2166243422","https://openalex.org/W2170335526","https://openalex.org/W2539328615"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2178512053","https://openalex.org/W1900707063","https://openalex.org/W2099984297","https://openalex.org/W1922876329","https://openalex.org/W2111613775","https://openalex.org/W1485027372","https://openalex.org/W2170988181","https://openalex.org/W127821896"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4],"a":[5,12,48,61,67,78,102],"novel":[6],"ultra-low-voltage":[7],"(ULV)":[8],"CMOS":[9,22,64,104],"latch":[10,38,73,88],"and":[11,35,99],"flip-flop.":[13],"The":[14,30,72,83],"gates":[15,43],"offer":[16],"increased":[17],"speed":[18],"compared":[19],"to":[20],"other":[21],"logic":[23,42],"styles":[24],"for":[25,86,101],"ultra":[26],"low":[27,69],"supply":[28,70],"voltages.":[29],"timing":[31],"detail":[32],"is":[33,39,90],"discussed":[34],"an":[36],"ULV":[37,41,79],"presented.":[40],"can":[44],"be":[45,75],"operated":[46],"at":[47],"clock":[49,58],"frequency":[50,59],"more":[51],"than":[52,55],"10":[53],"times":[54],"the":[56,87,93],"maximum":[57],"of":[60],"similar":[62],"complementary":[63],"gate":[65],"assuming":[66],"very":[68],"voltage.":[71],"may":[74],"applied":[76],"in":[77],"flip-flop":[80],"as":[81],"well.":[82],"simulated":[84],"data":[85],"presented":[89],"obtained":[91],"using":[92],"Spectre":[94],"simulator":[95],"provided":[96],"by":[97],"Cadence":[98],"valid":[100],"90nm":[103],"process.":[105]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}