{"id":"https://openalex.org/W2127671978","doi":"https://doi.org/10.1109/icecs.2008.4674811","title":"Optimum design of two-level MCML gates","display_name":"Optimum design of two-level MCML gates","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2127671978","doi":"https://doi.org/10.1109/icecs.2008.4674811","mag":"2127671978"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090206984","display_name":"Giuseppe Caruso","orcid":"https://orcid.org/0000-0002-2676-3415"},"institutions":[{"id":"https://openalex.org/I900890020","display_name":"University of Palermo","ror":"https://ror.org/044k9ta02","country_code":"IT","type":"education","lineage":["https://openalex.org/I900890020"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuseppe Caruso","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e delle Telecomunicazioni, Universit\u00e0 di Palermo, Palermo, Italy","Dipt. di Ing. Elettr. Elettron. e delle Telecomun., Univ. di Palermo, Palermo"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e delle Telecomunicazioni, Universit\u00e0 di Palermo, Palermo, Italy","institution_ids":["https://openalex.org/I900890020"]},{"raw_affiliation_string":"Dipt. di Ing. Elettr. Elettron. e delle Telecomun., Univ. di Palermo, Palermo","institution_ids":["https://openalex.org/I900890020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083404582","display_name":"Alessio Macchiarella","orcid":null},"institutions":[{"id":"https://openalex.org/I4210136872","display_name":"Tecnologie Avanzate (Italy)","ror":"https://ror.org/04kevy945","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210136872"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessio Macchiarella","raw_affiliation_strings":["Dipartimento di Fisica della Materia e Tecnologie Fisiche Avanzate, Universit\u00e0 di Messina, Messina, Italy","Dipt. di Fis. della Materia e Tecnol. Fisiche Avanzate, Univ. di Messina, Messina"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Fisica della Materia e Tecnologie Fisiche Avanzate, Universit\u00e0 di Messina, Messina, Italy","institution_ids":["https://openalex.org/I4210136872"]},{"raw_affiliation_string":"Dipt. di Fis. della Materia e Tecnol. Fisiche Avanzate, Univ. di Messina, Messina","institution_ids":["https://openalex.org/I4210136872"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5090206984"],"corresponding_institution_ids":["https://openalex.org/I900890020"],"apc_list":null,"apc_paid":null,"fwci":1.4174,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8445122,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"144"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5709232091903687}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5709232091903687}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2008.4674811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unipa.it:10447/34003","is_oa":false,"landing_page_url":"http://hdl.handle.net/10447/34003","pdf_url":null,"source":{"id":"https://openalex.org/S4306401065","display_name":"Nova Science Publishers (Nova Science Publishers, Inc.)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1541494431","https://openalex.org/W1847860061","https://openalex.org/W2076935827","https://openalex.org/W2099984297","https://openalex.org/W2123384651","https://openalex.org/W2168560342"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"In":[0,19],"this":[1],"paper,":[2],"we":[3,21],"address":[4],"the":[5,8,28,36,55,68,95,98],"problem":[6],"of":[7,11,30,39,54,71,89,97],"optimum":[9,37,56,69],"design":[10,24,38,65,100],"two-level":[12],"MOS":[13],"Current":[14],"Mode":[15],"Logic":[16],"(MCML)":[17],"gates.":[18,42],"particular,":[20],"describe":[22],"a":[23],"methodology":[25,44],"based":[26],"on":[27],"concept":[29],"crossing-point":[31],"current":[32],"already":[33],"introduced":[34],"for":[35,48],"single-level":[40],"MCML":[41],"This":[43],"is":[45],"suited":[46],"both":[47],"automated":[49],"implementation":[50],"and":[51,73],"graphic":[52],"estimate":[53],"design.":[57],"Moreover,":[58],"it":[59],"clearly":[60],"shows":[61],"how":[62],"some":[63],"important":[64],"parameters":[66],"affect":[67],"values":[70],"delay":[72],"power":[74],"consumption.":[75],"Several":[76],"gates":[77],"were":[78],"designed":[79],"in":[80],"an":[81],"IBM":[82],"130":[83],"nm":[84],"CMOS":[85],"technology.":[86],"The":[87],"results":[88],"SPICE":[90],"simulations,":[91],"reported":[92],"here,":[93],"demonstrate":[94],"effectiveness":[96],"proposed":[99],"methodology.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}