{"id":"https://openalex.org/W2123255135","doi":"https://doi.org/10.1109/icecs.2008.4674803","title":"Rectangular 3D wirelength distribution models","display_name":"Rectangular 3D wirelength distribution models","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2123255135","doi":"https://doi.org/10.1109/icecs.2008.4674803","mag":"2123255135"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2008.4674803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033307188","display_name":"Rajeev K. Nain","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rajeev K. Nain","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","Dept. of Electr. & Comput. Eng., Portland State Univ., Portland, OR"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Portland State Univ., Portland, OR","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081795281","display_name":"R. L. Ray","orcid":"https://orcid.org/0000-0002-7990-6416"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajarshi Ray","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","Dept. of Electr. & Comput. Eng., Portland State Univ., Portland, OR"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Portland State Univ., Portland, OR","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040622659","display_name":"Malgorzata Chrzanowska-Jeske","orcid":"https://orcid.org/0000-0001-5927-1751"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Malgorzata Chrzanowska-Jeske","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","Dept. of Electr. & Comput. Eng., Portland State Univ., Portland, OR"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Portland State Univ., Portland, OR","institution_ids":["https://openalex.org/I126345244"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033307188"],"corresponding_institution_ids":["https://openalex.org/I126345244"],"apc_list":null,"apc_paid":null,"fwci":0.6659,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73661832,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"112"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8512372970581055},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6231018900871277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5928167104721069},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5676620602607727},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5195460915565491},{"id":"https://openalex.org/keywords/distribution","display_name":"Distribution (mathematics)","score":0.5059115290641785},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4645276963710785},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4141167998313904},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41050148010253906},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.3998681902885437},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3746838867664337},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35924580693244934},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32854944467544556},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2535533308982849},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1915282905101776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1608249843120575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10804784297943115}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8512372970581055},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6231018900871277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5928167104721069},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5676620602607727},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5195460915565491},{"id":"https://openalex.org/C110121322","wikidata":"https://www.wikidata.org/wiki/Q865811","display_name":"Distribution (mathematics)","level":2,"score":0.5059115290641785},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4645276963710785},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4141167998313904},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41050148010253906},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.3998681902885437},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3746838867664337},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35924580693244934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32854944467544556},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2535533308982849},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1915282905101776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1608249843120575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10804784297943115},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2008.4674803","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2008.4674803","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 15th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1570060921","https://openalex.org/W1603767330","https://openalex.org/W1970296212","https://openalex.org/W2005226599","https://openalex.org/W2014007884","https://openalex.org/W2028954821","https://openalex.org/W2144149750","https://openalex.org/W2146306637","https://openalex.org/W2488181014","https://openalex.org/W6634212967","https://openalex.org/W6653862748","https://openalex.org/W6722759521"],"related_works":["https://openalex.org/W2076263604","https://openalex.org/W2028082191","https://openalex.org/W2018755015","https://openalex.org/W1965050610","https://openalex.org/W1990789187","https://openalex.org/W2994788014","https://openalex.org/W2809933636","https://openalex.org/W2074570708","https://openalex.org/W1541633348","https://openalex.org/W1595166940"],"abstract_inverted_index":{"We":[0,35],"have":[1,36,67],"extended":[2,20],"three":[3],"existing":[4],"3D":[5,17,28,32,103],"wirelength":[6,25,77,99],"distribution":[7,81],"models,":[8],"initially":[9],"developed":[10,45],"for":[11,61,83],"square":[12],"modules,":[13],"to":[14,31],"handle":[15],"rectangular":[16,46],"blocks.":[18],"Our":[19,87],"models":[21,82],"enable":[22],"the":[23,69,75,79,84,95,101],"stochastic":[24],"prediction":[26],"from":[27],"chip":[29],"level":[30],"block":[33],"level.":[34],"performed":[37],"comparative":[38,52],"and":[39,58,78],"qualitative":[40],"studies":[41],"of":[42,56,71,98],"these":[43,62],"newly":[44],"models.":[47,63],"Experimental":[48],"results":[49],"provide":[50],"a":[51],"picture":[53],"in":[54,94,100],"terms":[55],"efficiency":[57],"computation":[59],"time":[60],"In":[64],"addition,":[65],"we":[66],"studied":[68],"impact":[70],"aspect":[72],"ratio":[73],"on":[74],"total":[76],"overall":[80],"first":[85],"time.":[86],"proposed":[88],"work":[89],"will":[90],"be":[91],"extremely":[92],"useful":[93],"fast":[96],"estimation":[97],"interconnect-centric":[102],"floorplanning.":[104]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}