{"id":"https://openalex.org/W2108165837","doi":"https://doi.org/10.1109/icecs.2007.4511265","title":"LUT-Based Power Macromodeling Technique for DSP Architectures","display_name":"LUT-Based Power Macromodeling Technique for DSP Architectures","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2108165837","doi":"https://doi.org/10.1109/icecs.2007.4511265","mag":"2108165837"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016420095","display_name":"Yaseer Arafat Durrani","orcid":"https://orcid.org/0000-0002-6989-7990"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Yaseer A. Durrani","raw_affiliation_strings":["Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid, C/ Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain. yaseer@etsii.upm.es","Univ. Polytech. de Madrid, Madrid"],"affiliations":[{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid, C/ Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain. yaseer@etsii.upm.es","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Univ. Polytech. de Madrid, Madrid","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018896607","display_name":"Teresa Riesgo","orcid":"https://orcid.org/0000-0003-0532-8681"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Teresa Riesgo","raw_affiliation_strings":["Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid. C/ Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain. teresa.riesgo@upm.es","Univ. Polytech. de Madrid, Madrid"],"affiliations":[{"raw_affiliation_string":"Centro de Electr\u00f3nica Industrial, E.T.S.I. Industriales, Universidad Polit\u00e9cnica de Madrid. C/ Jos\u00e9 Guti\u00e9rrez Abascal 2, 28006 Madrid, Spain. teresa.riesgo@upm.es","institution_ids":["https://openalex.org/I88060688"]},{"raw_affiliation_string":"Univ. Polytech. de Madrid, Madrid","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016420095"],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":null,"apc_paid":null,"fwci":0.357,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66635896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1416","last_page":"1419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8038457632064819},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.7027842998504639},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6930817365646362},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6633195281028748},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.556073784828186},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5466360449790955},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5232738256454468},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.482596755027771},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.46222245693206787},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4540671706199646},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35454368591308594},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22955647110939026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1866828203201294},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15540388226509094},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14969325065612793},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08629444241523743}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8038457632064819},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.7027842998504639},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6930817365646362},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6633195281028748},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.556073784828186},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5466360449790955},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5232738256454468},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.482596755027771},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.46222245693206787},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4540671706199646},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35454368591308594},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22955647110939026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1866828203201294},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15540388226509094},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14969325065612793},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08629444241523743},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W12950442","https://openalex.org/W1502274319","https://openalex.org/W1890319474","https://openalex.org/W1997182928","https://openalex.org/W2007098909","https://openalex.org/W2020640915","https://openalex.org/W2038704324","https://openalex.org/W2053419219","https://openalex.org/W2108324280","https://openalex.org/W2112318217","https://openalex.org/W2112794495","https://openalex.org/W2128438297","https://openalex.org/W3141297747","https://openalex.org/W4234536991","https://openalex.org/W6600555860","https://openalex.org/W6639647365","https://openalex.org/W6649637925","https://openalex.org/W6652049850"],"related_works":["https://openalex.org/W2347486132","https://openalex.org/W2316789606","https://openalex.org/W2350340797","https://openalex.org/W4293224283","https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2950501077","https://openalex.org/W2368601041","https://openalex.org/W2079984045","https://openalex.org/W2086821903"],"abstract_inverted_index":{"In":[0,94],"this":[1,71],"paper,":[2],"we":[3],"present":[4],"a":[5,42,49,57],"look-up-table":[6],"(LUT)":[7],"based":[8],"power":[9,30,58,65,79],"macromodeling":[10],"technique":[11],"for":[12],"digital":[13],"signal":[14],"processing":[15],"(DSP)":[16],"architecture":[17],"in":[18],"terms":[19],"of":[20,24,35,81,89],"the":[21,29,33,82,87,90,97,100],"statistical":[22],"knowledge":[23],"their":[25],"primary":[26,92],"inputs.":[27,93],"During":[28],"estimation":[31],"procedure,":[32],"sequence":[34],"an":[36],"input":[37,46],"stream":[38],"is":[39,54,62,103],"generated":[40],"by":[41,85],"genetic":[43],"algorithm":[44],"using":[45,86],"metrics.":[47],"Then,":[48],"Monte":[50],"Carlo":[51],"zero-delay":[52],"simulation":[53],"performed":[55],"and":[56],"dissipation":[59,66,80],"macromodel":[60,72],"function":[61,73],"built":[63],"from":[64],"results.":[67],"From":[68],"then":[69],"on,":[70],"can":[74],"be":[75],"used":[76],"to":[77],"estimate":[78],"system":[83],"just":[84],"statistics":[88],"macro-block's":[91],"experiments":[95],"with":[96],"DSP":[98],"system,":[99],"average":[101],"error":[102],"31.23%.":[104]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2025-10-10T00:00:00"}