{"id":"https://openalex.org/W2157893398","doi":"https://doi.org/10.1109/icecs.2007.4511259","title":"A Fractional Frequency Synthesizer Using Frequency Locked Loop","display_name":"A Fractional Frequency Synthesizer Using Frequency Locked Loop","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2157893398","doi":"https://doi.org/10.1109/icecs.2007.4511259","mag":"2157893398"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083412677","display_name":"A.V. Rejeesh","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"A. V Rejeesh","raw_affiliation_strings":["Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India 721302. Email: avrejeesh@gmail.com","Indian Institute of Technology Delhi, New Delhi, Delhi, IN"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India 721302. Email: avrejeesh@gmail.com","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, Delhi, IN","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109378297","display_name":"Pradip Mandal","orcid":"https://orcid.org/0000-0002-3767-7299"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pradip Mandal","raw_affiliation_strings":["Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India 721302. Email: pradi@ece.iitkgp.ernet.in","Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India 721302. Email: pradi@ece.iitkgp.ernet.in","institution_ids":["https://openalex.org/I145894827"]},{"raw_affiliation_string":"Dept. of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5083412677"],"corresponding_institution_ids":["https://openalex.org/I145894827","https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.3571,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.68229217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1392","last_page":"1395"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.8246937990188599},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.7867924571037292},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6684190034866333},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6592888236045837},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6486819982528687},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.6116513013839722},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6045019626617432},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5316976308822632},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5124419331550598},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4995768070220947},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.45524945855140686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4500744640827179},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.442042738199234},{"id":"https://openalex.org/keywords/automatic-frequency-control","display_name":"Automatic frequency control","score":0.4169614911079407},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.36072081327438354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2929321825504303},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2588289678096771},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23703065514564514},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22436732053756714},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17370185256004333},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.10182052850723267}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.8246937990188599},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.7867924571037292},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6684190034866333},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6592888236045837},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6486819982528687},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.6116513013839722},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6045019626617432},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5316976308822632},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5124419331550598},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4995768070220947},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.45524945855140686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4500744640827179},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.442042738199234},{"id":"https://openalex.org/C25915539","wikidata":"https://www.wikidata.org/wiki/Q220786","display_name":"Automatic frequency control","level":2,"score":0.4169614911079407},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.36072081327438354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2929321825504303},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2588289678096771},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23703065514564514},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22436732053756714},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17370185256004333},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.10182052850723267},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W634721342","https://openalex.org/W1591892647","https://openalex.org/W2124768176","https://openalex.org/W3173793737"],"related_works":["https://openalex.org/W3095898867","https://openalex.org/W2093119242","https://openalex.org/W2769992427","https://openalex.org/W1975478216","https://openalex.org/W2099990255","https://openalex.org/W2178871507","https://openalex.org/W3207257560","https://openalex.org/W2167684701","https://openalex.org/W2085674059","https://openalex.org/W2185082472"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,68,111],"new":[4],"architecture":[5,12,99],"for":[6],"wideband":[7],"fractional":[8,86],"frequency":[9,16,36,122,126],"synthesizer.":[10],"The":[11,42,73,98],"is":[13,22,65,80,88,100,123,129,134],"based":[14],"on":[15],"locked":[17],"loop":[18,132],"(FLL).":[19],"Fractional":[20],"division":[21,37,78,127],"implemented":[23],"in":[24,59,110],"this":[25],"FLL":[26],"by":[27,46,82,90],"using":[28,105],"two":[29,48],"feedback":[30],"loops":[31,49],"which":[32],"are":[33,50],"having":[34],"different":[35,54],"ratio":[38,79],"N":[39,83],"and":[40,57,62,84,96,131],"N+1.":[41],"error":[43],"signals":[44],"generated":[45],"these":[47],"mixed":[51],"together":[52],"with":[53],"gains":[55],"alpha":[56],"beta,":[58],"analog":[60],"means,":[61],"then":[63],"it":[64],"given":[66],"to":[67],"voltage":[69],"controlled":[70,81,89],"oscillator":[71],"(VCO).":[72],"integer":[74],"part":[75,87],"of":[76,94],"the":[77,85,91,117],"relative":[92],"values":[93],"\u03b1":[95],"\u03b1.":[97],"verified":[101],"at":[102],"circuit":[103,108],"level":[104],"SPECTRE":[106],"RF":[107],"simulator":[109],"0.18":[112],"\u03bcm":[113],"CMOS":[114],"technology.":[115],"In":[116],"implementation":[118],"example,":[119],"input":[120],"reference":[121],"50":[124],"MHz,":[125],"factor":[128],"8.25":[130],"bandwidth":[133],"1.6":[135],"MHz.":[136]},"counts_by_year":[],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}