{"id":"https://openalex.org/W2133179865","doi":"https://doi.org/10.1109/icecs.2007.4511234","title":"Logic and Physical Synthesis of Cell Arrays","display_name":"Logic and Physical Synthesis of Cell Arrays","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2133179865","doi":"https://doi.org/10.1109/icecs.2007.4511234","mag":"2133179865"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016825373","display_name":"Cristina Meinhardt","orcid":"https://orcid.org/0000-0003-1088-1000"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Cristina Meinhardt","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil. cmeinhardt@inf.ufrgs.br","Univ. Fed. do Rio Grande do Sul, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil. cmeinhardt@inf.ufrgs.br","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Univ. Fed. do Rio Grande do Sul, Porto Alegre","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil. reis@inf.ufrgs.br","Univ. Fed. do Rio Grande do Sul, Porto Alegre"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil. reis@inf.ufrgs.br","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Univ. Fed. do Rio Grande do Sul, Porto Alegre","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034044068","display_name":"Reginaldo Tavares","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Reginaldo Tavares","raw_affiliation_strings":["Universidade Federal de Pelotas, Bag\u00e9, Brazil. regi@inf.ufrgs.br"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Pelotas, Bag\u00e9, Brazil. regi@inf.ufrgs.br","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016825373"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.16372166,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1292","last_page":"1295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.7920103073120117},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6459857821464539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5822345018386841},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5754486918449402},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.527816653251648},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5089812278747559},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4958978593349457},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.4582397937774658},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.43849778175354004},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42750316858291626},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.353792667388916},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33026552200317383},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2633873224258423},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14657056331634521},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.09879001975059509},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.09715127944946289}],"concepts":[{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.7920103073120117},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6459857821464539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5822345018386841},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5754486918449402},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.527816653251648},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5089812278747559},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4958978593349457},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.4582397937774658},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.43849778175354004},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42750316858291626},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.353792667388916},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33026552200317383},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2633873224258423},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14657056331634521},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.09879001975059509},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.09715127944946289},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511234","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511234","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W410222326","https://openalex.org/W1503082651","https://openalex.org/W1944321232","https://openalex.org/W1966730830","https://openalex.org/W1975335740","https://openalex.org/W2069162780","https://openalex.org/W2134849712","https://openalex.org/W2149479807","https://openalex.org/W2156429498","https://openalex.org/W2809003195","https://openalex.org/W4250447890","https://openalex.org/W4378744510","https://openalex.org/W6614116456","https://openalex.org/W6643725969","https://openalex.org/W6679846583"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W3129977055","https://openalex.org/W1488117239","https://openalex.org/W2098419840","https://openalex.org/W2386022279","https://openalex.org/W2197466303","https://openalex.org/W2121963733","https://openalex.org/W659242671","https://openalex.org/W1977171228","https://openalex.org/W80138902"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,35,48,52,78,111,114],"logic":[4,10,15,19,66,97],"and":[5,11,24,63,85],"physical":[6],"synthesis":[7,16,112],"to":[8,72,100],"achieve":[9],"geometric":[12,40],"regularity.":[13],"The":[14,39,57,92],"can":[17,25],"generate":[18,73],"networks":[20],"with":[21,77,103,110],"reduced":[22],"fan-out":[23,106],"reduce":[26],"the":[27,45,65,86,122],"average":[28,105,123],"length":[29],"of":[30,47,54,95],"interconnections":[31],"when":[32],"implemented":[33],"over":[34],"cell":[36],"matrix":[37,49],"layout.":[38],"regularity":[41],"is":[42,89,99],"reached":[43],"by":[44,51],"use":[46],"composed":[50],"set":[53],"basic":[55],"cells.":[56],"layout":[58],"implementation":[59],"repeats":[60],"some":[61,75],"patterns":[62],"reflects":[64],"diagram":[67],"structure.":[68],"It":[69],"make":[70],"possible":[71],"automatically":[74],"layouts":[76,102],"direct":[79],"mapping":[80],"from":[81,113],"an":[82,104],"OrBDD":[83,96],"description":[84,98],"entire":[87],"routing":[88],"done":[90],"over-the-cell.":[91],"main":[93],"advantage":[94],"obtain":[101],"twice":[107],"smaller":[108],"than":[109],"SIS":[115],"description.":[116],"Moreover,":[117],"this":[118],"technique":[119],"reduces":[120],"20%":[121],"wire":[124],"length.":[125]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}