{"id":"https://openalex.org/W2146794864","doi":"https://doi.org/10.1109/icecs.2007.4511227","title":"Efficient and Accurate Models of Output Transition Time in CMOS Logic","display_name":"Efficient and Accurate Models of Output Transition Time in CMOS Logic","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2146794864","doi":"https://doi.org/10.1109/icecs.2007.4511227","mag":"2146794864"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073077735","display_name":"Massimo Alioto","orcid":null},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["DII - University of Siena, Siena - Italy. Email: malioto@dii.unisi.it","Univ. of Siena, Siena"],"affiliations":[{"raw_affiliation_string":"DII - University of Siena, Siena - Italy. Email: malioto@dii.unisi.it","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Univ. of Siena, Siena","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029254367","display_name":"Massimo Poli","orcid":null},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Poli","raw_affiliation_strings":["DII - University of Siena, Siena - Italy. Email: poli@dii.unisi.it","Univ. of Siena, Siena"],"affiliations":[{"raw_affiliation_string":"DII - University of Siena, Siena - Italy. Email: poli@dii.unisi.it","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Univ. of Siena, Siena","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["DIEES - University of Catania, Catania - Italy. Email: gpalumbo@diees.unict.it"],"affiliations":[{"raw_affiliation_string":"DIEES - University of Catania, Catania - Italy. Email: gpalumbo@diees.unict.it","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073077735"],"corresponding_institution_ids":["https://openalex.org/I102064193"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.17167968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1264","last_page":"1267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7840701937675476},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7537448406219482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6471177339553833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5877236127853394},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5649230480194092},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.539700448513031},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5019798278808594},{"id":"https://openalex.org/keywords/transition-time","display_name":"Transition time","score":0.47673308849334717},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.4607014060020447},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4324783682823181},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.4196711778640747},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4035145342350006},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31225287914276123},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2879842519760132},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.22373777627944946},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20841124653816223},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2079629898071289},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1975398063659668},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0873609185218811}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7840701937675476},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7537448406219482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6471177339553833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5877236127853394},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5649230480194092},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.539700448513031},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5019798278808594},{"id":"https://openalex.org/C2986581786","wikidata":"https://www.wikidata.org/wiki/Q377672","display_name":"Transition time","level":2,"score":0.47673308849334717},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.4607014060020447},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4324783682823181},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.4196711778640747},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4035145342350006},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31225287914276123},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2879842519760132},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.22373777627944946},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20841124653816223},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2079629898071289},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1975398063659668},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0873609185218811},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4511227","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511227","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/17294","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/17294","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1527137186","https://openalex.org/W1542543888","https://openalex.org/W2087237681","https://openalex.org/W2099825461","https://openalex.org/W2100647666","https://openalex.org/W2111824743","https://openalex.org/W2123597521","https://openalex.org/W2128915371","https://openalex.org/W2134067926","https://openalex.org/W2148405200","https://openalex.org/W2150731325","https://openalex.org/W2172268513","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W2072989701","https://openalex.org/W1738647919","https://openalex.org/W3000179092","https://openalex.org/W1986774039","https://openalex.org/W2050511294","https://openalex.org/W2118321428","https://openalex.org/W2912670917","https://openalex.org/W2757604236","https://openalex.org/W2111641067","https://openalex.org/W2534246225"],"abstract_inverted_index":{"In":[0,58],"automated":[1],"design":[2],"of":[3,7,21,29,38,48,86,99],"very":[4],"large":[5],"scale":[6],"integration":[8],"(VLSI)":[9],"digital":[10],"circuits":[11],"with":[12,54],"a":[13,61,90],"standard":[14],"cell":[15],"approach,":[16],"accurate":[17,65],"timing":[18],"analysis":[19],"is":[20],"utmost":[22],"importance.":[23],"Due":[24],"to":[25],"the":[26,30,36,44,72,96,100],"strong":[27],"impact":[28],"input":[31],"(rise/fall)":[32],"transition":[33,46,67],"time":[34,47,68],"on":[35,71,89],"delay":[37],"succeeding":[39],"gates":[40,50],"in":[41,74],"nanometer":[42],"technologies,":[43],"output":[45,66],"CMOS":[49],"must":[51],"be":[52],"modeled":[53],"adequate":[55],"accuracy":[56,98],"[1].":[57],"this":[59],"paper,":[60],"simple":[62],"and":[63],"an":[64],"model":[69,79],"based":[70],"approach":[73],"[2]-[5]":[75],"are":[76],"proposed.":[77],"Extensive":[78],"validation":[80],"has":[81],"been":[82],"made":[83],"by":[84],"means":[85],"spectre":[87],"simulations":[88],"90":[91],"nm":[92],"technology,":[93],"which":[94],"confirm":[95],"good":[97],"models.":[101]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2016-06-24T00:00:00"}