{"id":"https://openalex.org/W2128084750","doi":"https://doi.org/10.1109/icecs.2007.4511203","title":"Design of a High Speed, Low Latency and Low Power Consumption DRAM Using two-transistor Cell Structure","display_name":"Design of a High Speed, Low Latency and Low Power Consumption DRAM Using two-transistor Cell Structure","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2128084750","doi":"https://doi.org/10.1109/icecs.2007.4511203","mag":"2128084750"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047659549","display_name":"Asma Chegeni","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Amin Chegeni","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, Iran. st_a.chegeni@mail.urmia.ac.ir","Urmia University. Urmia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran. st_a.chegeni@mail.urmia.ac.ir","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University. Urmia","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113819759","display_name":"Khayrollah Hadidi","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Khayrollah Hadidi","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, Iran","Urmia University. Urmia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University. Urmia","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035961114","display_name":"Abdollah Khoei","orcid":"https://orcid.org/0000-0002-2715-9762"},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Abdollah Khoei","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, Iran","Urmia University. Urmia"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University. Urmia","institution_ids":["https://openalex.org/I38476204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047659549"],"corresponding_institution_ids":["https://openalex.org/I38476204"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16084396,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1167","last_page":"1170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9833999872207642,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9022260904312134},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7023135423660278},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6550483703613281},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6524862051010132},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6434680223464966},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5143464803695679},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4406547248363495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4400222599506378},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4375841021537781},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.41779589653015137},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3506891131401062},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24928247928619385},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2124866247177124},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1713438630104065},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1141766607761383},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.10622510313987732},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10111507773399353},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08549231290817261},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08487117290496826}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9022260904312134},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7023135423660278},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6550483703613281},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6524862051010132},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6434680223464966},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5143464803695679},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4406547248363495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4400222599506378},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4375841021537781},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.41779589653015137},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3506891131401062},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24928247928619385},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2124866247177124},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1713438630104065},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1141766607761383},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.10622510313987732},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10111507773399353},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08549231290817261},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08487117290496826},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1973044731","https://openalex.org/W2098918036","https://openalex.org/W2129448581","https://openalex.org/W2140466871","https://openalex.org/W2163572715","https://openalex.org/W6679218720"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W2083934844","https://openalex.org/W2800626838","https://openalex.org/W1596579276"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"new":[4],"structure":[5,17],"of":[6,15],"DRAM,":[7],"using":[8],"two-transistor":[9],"cell.":[10],"The":[11],"most":[12],"important":[13],"advantages":[14],"this":[16],"are:":[18],"a)":[19],"High":[20],"speed":[21],"read,":[22],"write":[23],"and":[24,52,59],"refresh":[25],"operation":[26,43],"b)":[27],"low":[28,33],"data":[29],"access":[30],"latency":[31],"c)":[32],"power":[34],"consumption":[35],"compared":[36],"to":[37,56],"other":[38],"structures":[39],"d)":[40],"each":[41],"write/refresh":[42],"can":[44],"be":[45],"carried":[46],"out":[47],"just":[48],"in":[49],"one":[50],"cycle":[51],"e)":[53],"no":[54],"need":[55],"special":[57],"process":[58],"compatible":[60],"with":[61],"standard":[62],"digital":[63],"process.":[64]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}