{"id":"https://openalex.org/W2083663758","doi":"https://doi.org/10.1109/icecs.2007.4511159","title":"An Isometric on on-Chip Multiprocessor Architecture","display_name":"An Isometric on on-Chip Multiprocessor Architecture","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2083663758","doi":"https://doi.org/10.1109/icecs.2007.4511159","mag":"2083663758"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002334095","display_name":"\u00c9tienne Ogoubi","orcid":null},"institutions":[{"id":"https://openalex.org/I49663120","display_name":"Universit\u00e9 du Qu\u00e9bec","ror":"https://ror.org/010gxg263","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120"]},{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Etienne Ogoubi","raw_affiliation_strings":["Network Research Lab, Universit\u00e9 de Montr\u00e9al, Canada. ogoubi@iro.umontreal.ca","Univ. de Montreal, Montreal"],"affiliations":[{"raw_affiliation_string":"Network Research Lab, Universit\u00e9 de Montr\u00e9al, Canada. ogoubi@iro.umontreal.ca","institution_ids":["https://openalex.org/I49663120"]},{"raw_affiliation_string":"Univ. de Montreal, Montreal","institution_ids":["https://openalex.org/I70931966"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110163494","display_name":"Abdel Hakim Hafid","orcid":null},"institutions":[{"id":"https://openalex.org/I70931966","display_name":"Universit\u00e9 de Montr\u00e9al","ror":"https://ror.org/0161xgx34","country_code":"CA","type":"education","lineage":["https://openalex.org/I70931966"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Abdel Hakim Hafid","raw_affiliation_strings":["Network Research Lab, Universit\u00e9 de Montr\u00e9al, Canada. hafid@iro.umontreal.ca","Univ. de Montreal, Montreal"],"affiliations":[{"raw_affiliation_string":"Network Research Lab, Universit\u00e9 de Montr\u00e9al, Canada. hafid@iro.umontreal.ca","institution_ids":["https://openalex.org/I70931966"]},{"raw_affiliation_string":"Univ. de Montreal, Montreal","institution_ids":["https://openalex.org/I70931966"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016281244","display_name":"Marcel Turcotte","orcid":"https://orcid.org/0000-0002-4877-1029"},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Marcel Turcotte","raw_affiliation_strings":["School of Information Technology and Engineering, University of Ottawa, Canada. turcotte@site.uottawa.ca"],"affiliations":[{"raw_affiliation_string":"School of Information Technology and Engineering, University of Ottawa, Canada. turcotte@site.uottawa.ca","institution_ids":["https://openalex.org/I153718931"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5002334095"],"corresponding_institution_ids":["https://openalex.org/I49663120","https://openalex.org/I70931966"],"apc_list":null,"apc_paid":null,"fwci":0.6771,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74721833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"991","last_page":"994"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7270736694335938},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6515761613845825},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6346603035926819},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6249945163726807},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6023720502853394},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47815975546836853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45104289054870605},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.375916987657547},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10313275456428528}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7270736694335938},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6515761613845825},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6346603035926819},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6249945163726807},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6023720502853394},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47815975546836853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45104289054870605},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.375916987657547},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10313275456428528},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1523662810","https://openalex.org/W1555915743","https://openalex.org/W1561157983","https://openalex.org/W2047994482","https://openalex.org/W2071003187","https://openalex.org/W2083663758","https://openalex.org/W2096140385","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2128728233","https://openalex.org/W2137780708","https://openalex.org/W4229823398","https://openalex.org/W6633127185","https://openalex.org/W6633748229","https://openalex.org/W6677632535"],"related_works":["https://openalex.org/W1980880150","https://openalex.org/W325986762","https://openalex.org/W2092845486","https://openalex.org/W4237297230","https://openalex.org/W2123607806","https://openalex.org/W2159088946","https://openalex.org/W2509294597","https://openalex.org/W1809394610","https://openalex.org/W2148915962","https://openalex.org/W2070426974"],"abstract_inverted_index":{"A":[0],"new":[1],"architecture,":[2],"called":[3],"isometric":[4],"on-chip":[5,65],"computer":[6],"architecture":[7,16],"(ICMA),":[8],"for":[9],"massive":[10],"parallel":[11],"computing":[12],"is":[13,30],"introduced.":[14],"This":[15],"integrates":[17],"an":[18],"equal":[19],"distance":[20],"organization":[21,58],"of":[22],"processing":[23],"elements":[24],"interleaved":[25],"with":[26],"memory":[27],"units.":[28],"ICMA":[29,53],"inspired":[31],"by":[32],"the":[33],"sodium":[34],"chloride":[35],"(NaCl)":[36],"molecular":[37],"structure":[38,46],"and":[39,59,67],"based":[40],"on":[41],"bicolor":[42],"three-dimensional":[43],"mesh":[44],"network":[45],"rules.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51],"present":[52],"that":[54],"addresses":[55],"both":[56],"functional":[57],"local":[60],"bus":[61],"bottleneck":[62],"problems":[63],"in":[64],"multiprocessor":[66],"multi-memory":[68],"architectures.":[69]},"counts_by_year":[],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2025-10-10T00:00:00"}