{"id":"https://openalex.org/W2135249092","doi":"https://doi.org/10.1109/icecs.2007.4511149","title":"Design of A New CMOS Controllable Mixed-Signal Current Mode Fuzzy Logic Controller (FLC) Chip","display_name":"Design of A New CMOS Controllable Mixed-Signal Current Mode Fuzzy Logic Controller (FLC) Chip","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2135249092","doi":"https://doi.org/10.1109/icecs.2007.4511149","mag":"2135249092"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011060351","display_name":"Ghader Yosefi","orcid":"https://orcid.org/0000-0001-5991-5473"},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Gh. Yosefi","raw_affiliation_strings":["Department of Microelectronic laboratory of Urmia University, Urmia 57159, Iran. gyosefi@yahoo.com","Urmia University. Urmia"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronic laboratory of Urmia University, Urmia 57159, Iran. gyosefi@yahoo.com","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University. Urmia","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035961114","display_name":"Abdollah Khoei","orcid":"https://orcid.org/0000-0002-2715-9762"},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"A. Khoei","raw_affiliation_strings":["Department of Microelectronic laboratory of Urmia University, Urmia 57159, Iran. a.khoei@urmia.ac.ir","Urmia University. Urmia"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronic laboratory of Urmia University, Urmia 57159, Iran. a.khoei@urmia.ac.ir","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University. Urmia","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113663698","display_name":"Kh. Hadidi","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Kh. Hadidi","raw_affiliation_strings":["Department of Microelectronic laboratory, Urmia University, Urmia 57159, Iran. Kh.Hadidi@urmia.ac.ir","Urmia University. Urmia"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronic laboratory, Urmia University, Urmia 57159, Iran. Kh.Hadidi@urmia.ac.ir","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Urmia University. Urmia","institution_ids":["https://openalex.org/I38476204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011060351"],"corresponding_institution_ids":["https://openalex.org/I38476204"],"apc_list":null,"apc_paid":null,"fwci":0.5359,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71457182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"951","last_page":"954"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10820","display_name":"Fuzzy Logic and Control Systems","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7926351428031921},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5878952741622925},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5677826404571533},{"id":"https://openalex.org/keywords/fuzzy-logic","display_name":"Fuzzy logic","score":0.5326921939849854},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5326235890388489},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48153334856033325},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.47138649225234985},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4449722170829773},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41575777530670166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.362651526927948},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35914552211761475},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.26406633853912354},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18355929851531982},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.127928227186203}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7926351428031921},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5878952741622925},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5677826404571533},{"id":"https://openalex.org/C58166","wikidata":"https://www.wikidata.org/wiki/Q224821","display_name":"Fuzzy logic","level":2,"score":0.5326921939849854},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5326235890388489},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48153334856033325},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.47138649225234985},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4449722170829773},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41575777530670166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.362651526927948},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35914552211761475},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.26406633853912354},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18355929851531982},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.127928227186203},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W116361843","https://openalex.org/W1518776712","https://openalex.org/W1566916904","https://openalex.org/W1606828539","https://openalex.org/W1979258624","https://openalex.org/W2002588635","https://openalex.org/W2074340871","https://openalex.org/W2094206879","https://openalex.org/W2134146062","https://openalex.org/W2140779680","https://openalex.org/W2158916259","https://openalex.org/W2162805417","https://openalex.org/W2164735472","https://openalex.org/W6604781629","https://openalex.org/W6633800908"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4306968100","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2038858740","https://openalex.org/W1491218245","https://openalex.org/W2562383580","https://openalex.org/W2230564932"],"abstract_inverted_index":{"Presented":[0],"in":[1,73],"this":[2,19],"paper":[3],"is":[4,40,84],"design":[5],"of":[6,29,81],"a":[7,21,44],"new":[8,22],"FLC":[9],"chip":[10],"with":[11,52],"mixed-signal":[12],"input":[13],"and":[14,37,57],"digital":[15,49],"output.":[16],"For":[17],"implementing":[18],"idea,":[20],"programmable":[23],"fuzzifier":[24],"circuit":[25],"based":[26],"on":[27],"generation":[28],"three":[30],"current":[31,45],"membership":[32],"functions":[33],"including":[34],"Gaussian,":[35],"trapezoidal":[36],"triangular":[38],"shapes":[39],"proposed.":[41],"We":[42],"improved":[43],"mode":[46],"analog":[47],"to":[48,55],"(A/D)":[50],"converter":[51],"7bit":[53],"resolutions":[54],"complete":[56],"implement":[58],"defuzzifier":[59],"block.":[60],"The":[61,78],"proposed":[62],"controller":[63,83],"was":[64],"designed":[65],"less":[66],"than":[67],"0.1":[68],"mm":[69],"<sup":[70],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[72],"0.35um":[74],"CMOS":[75],"standard":[76],"technology.":[77],"inference":[79],"speed":[80],"the":[82],"about":[85],"16.6":[86],"MFLIPS":[87],"too.":[88]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}