{"id":"https://openalex.org/W2134869803","doi":"https://doi.org/10.1109/icecs.2007.4511139","title":"FPGA-based Low-cost System for Automatic Tests on Digital Circuits","display_name":"FPGA-based Low-cost System for Automatic Tests on Digital Circuits","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2134869803","doi":"https://doi.org/10.1109/icecs.2007.4511139","mag":"2134869803"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029336339","display_name":"Luca Mostardini","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luca Mostardini","raw_affiliation_strings":["Dept. of Information Engineering, University of Pisa, Via Caruso 16, I-56122, Pisa - Italy. luca.mostardini@iet.unipi.it","[University of Pisa, Pisa]"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Via Caruso 16, I-56122, Pisa - Italy. luca.mostardini@iet.unipi.it","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"[University of Pisa, Pisa]","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072939013","display_name":"Luca Bacciarelli","orcid":null},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Bacciarelli","raw_affiliation_strings":["Dept. of Information Engineering, University of Pisa, Via Caruso 16, I-56122, Pisa - Italy. luca.bacciarelli@iet.unipi.it","[University of Pisa, Pisa]"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Via Caruso 16, I-56122, Pisa - Italy. luca.bacciarelli@iet.unipi.it","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"[University of Pisa, Pisa]","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046297500","display_name":"Luca Fanucci","orcid":"https://orcid.org/0000-0001-5426-4974"},"institutions":[{"id":"https://openalex.org/I108290504","display_name":"University of Pisa","ror":"https://ror.org/03ad39j10","country_code":"IT","type":"education","lineage":["https://openalex.org/I108290504"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Fanucci","raw_affiliation_strings":["Dept. of Information Engineering, University of Pisa, Via Caruso 16, I-56122, Pisa - Italy. luca.fanucci@iet.unipi.it","[University of Pisa, Pisa]"],"affiliations":[{"raw_affiliation_string":"Dept. of Information Engineering, University of Pisa, Via Caruso 16, I-56122, Pisa - Italy. luca.fanucci@iet.unipi.it","institution_ids":["https://openalex.org/I108290504"]},{"raw_affiliation_string":"[University of Pisa, Pisa]","institution_ids":["https://openalex.org/I108290504"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069901792","display_name":"Lorenzo Bertini","orcid":"https://orcid.org/0000-0002-1382-6616"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lorenzo Bertini","raw_affiliation_strings":["SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. lbe@sensordynamics.cc"],"affiliations":[{"raw_affiliation_string":"SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. lbe@sensordynamics.cc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072181069","display_name":"Marco Tonarelli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marco Tonarelli","raw_affiliation_strings":["SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. mto@sensordynamics.cc"],"affiliations":[{"raw_affiliation_string":"SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. mto@sensordynamics.cc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066415798","display_name":"A. Giambastiani","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Adolfo Giambastiani","raw_affiliation_strings":["SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. agb@sensordynamics.cc"],"affiliations":[{"raw_affiliation_string":"SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. agb@sensordynamics.cc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112534354","display_name":"Marco De Marinis","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marco De Marinis","raw_affiliation_strings":["SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. mdm@sensordynamics.cc"],"affiliations":[{"raw_affiliation_string":"SensorDynamics AG, Via Giuntini 25, I-56023 Navacchio (Pisa) - Italy. mdm@sensordynamics.cc","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5029336339"],"corresponding_institution_ids":["https://openalex.org/I108290504"],"apc_list":null,"apc_paid":null,"fwci":0.3246,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.65178225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"911","last_page":"914"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.818795382976532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6940728425979614},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6826896071434021},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.6575413942337036},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6016879677772522},{"id":"https://openalex.org/keywords/laptop","display_name":"Laptop","score":0.5375667810440063},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5315437316894531},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.48622289299964905},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.48437079787254333},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.479742169380188},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4585738778114319},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44005563855171204},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.43860650062561035},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.420085608959198},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41075050830841064},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3012315630912781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2182917594909668},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11451414227485657},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0937400758266449}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.818795382976532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6940728425979614},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6826896071434021},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.6575413942337036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6016879677772522},{"id":"https://openalex.org/C2780008327","wikidata":"https://www.wikidata.org/wiki/Q3962","display_name":"Laptop","level":2,"score":0.5375667810440063},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5315437316894531},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.48622289299964905},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.48437079787254333},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.479742169380188},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4585738778114319},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44005563855171204},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.43860650062561035},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.420085608959198},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41075050830841064},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3012315630912781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2182917594909668},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11451414227485657},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0937400758266449},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4511139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:arpi.unipi.it:11568/112815","is_oa":false,"landing_page_url":"http://hdl.handle.net/11568/112815","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1635126885","https://openalex.org/W2068041061","https://openalex.org/W2120655532","https://openalex.org/W2156735174","https://openalex.org/W2159103767"],"related_works":["https://openalex.org/W2104478015","https://openalex.org/W4230343699","https://openalex.org/W2188538914","https://openalex.org/W1863819993","https://openalex.org/W1958365305","https://openalex.org/W2154529098","https://openalex.org/W128516171","https://openalex.org/W2137475190","https://openalex.org/W1592696310","https://openalex.org/W2913446198"],"abstract_inverted_index":{"Digital":[0],"circuits":[1,30],"complexity":[2],"and":[3,14,32,72,87,119,123,129,157],"density":[4],"are":[5,16],"increasing":[6],"while,":[7],"at":[8],"the":[9,26,110,132],"same":[10],"time,":[11],"more":[12,31,33],"quality":[13],"reliability":[15],"required.":[17],"These":[18],"trends,":[19],"together":[20],"with":[21],"high":[22],"test":[23,47,75,99,117,133,144],"costs,":[24],"make":[25],"validation":[27],"of":[28,68],"VLSI":[29],"difficult.":[34],"Beside":[35],"high-end":[36,98],"ATE":[37,46],"machines,":[38],"strictly":[39],"necessary":[40],"in":[41,58],"ASIC":[42,59,93],"production":[43],"phase,":[44],"low-cost":[45,142],"systems":[48],"take":[49],"place":[50],"into":[51],"market":[52],"to":[53,82,89,92,115,136,147],"implement":[54],"a":[55,65,97,141,149,155,158],"valid":[56],"support":[57],"development":[60],"phase.":[61],"In":[62],"this":[63],"paper":[64],"case":[66],"study":[67],"low-cost,":[69],"reconfigurable,":[70],"versatile":[71],"easy-to-use":[73],"FPGA-based":[74],"environment":[76],"is":[77,109,140],"presented.":[78],"It":[79],"allows":[80],"patterns":[81],"be":[83,90],"extracted":[84],"from":[85],"HDL-simulation":[86],"stimuli":[88],"generated":[91],"prototypes,":[94],"especially":[95],"when":[96],"machine":[100],"setup":[101],"isn't":[102,105],"foreseen":[103],"or":[104],"available":[106],"yet.":[107],"This":[108],"ideal":[111],"solution":[112],"for":[113],"engineers":[114],"develop":[116],"programs":[118],"perform":[120],"device":[121],"tests":[122],"yield":[124],"analysis":[125],"on":[126],"their":[127],"desktop":[128],"then":[130],"transfer":[131],"program":[134],"directly":[135],"production.":[137],"The":[138],"result":[139],"automatic":[143],"equipment,":[145],"able":[146],"execute":[148],"preliminary":[150],"digital":[151],"test,":[152],"using":[153],"just":[154],"Laptop":[156],"FPGA-equipped":[159],"board.":[160]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}