{"id":"https://openalex.org/W2151353857","doi":"https://doi.org/10.1109/icecs.2007.4511115","title":"Design and Implementation of a Decimation Filter For High Performance Audio Applications","display_name":"Design and Implementation of a Decimation Filter For High Performance Audio Applications","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2151353857","doi":"https://doi.org/10.1109/icecs.2007.4511115","mag":"2151353857"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016582938","display_name":"Khalid H. Abed","orcid":"https://orcid.org/0000-0002-5203-2907"},"institutions":[{"id":"https://openalex.org/I61937129","display_name":"Jackson State University","ror":"https://ror.org/01ecnnp60","country_code":"US","type":"education","lineage":["https://openalex.org/I4210141039","https://openalex.org/I61937129"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Khalid H. Abed","raw_affiliation_strings":["Jackson State University, Jackson MS. 39217. khalid.abed@jsums.edu","Jackson State University, Jackson, MS, USA"],"affiliations":[{"raw_affiliation_string":"Jackson State University, Jackson MS. 39217. khalid.abed@jsums.edu","institution_ids":["https://openalex.org/I61937129"]},{"raw_affiliation_string":"Jackson State University, Jackson, MS, USA","institution_ids":["https://openalex.org/I61937129"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111942592","display_name":"S.B. Nerurkar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210117978","display_name":"Advantageous Systems (United States)","ror":"https://ror.org/02nqpk824","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117978"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shailesh B. Nerurkar","raw_affiliation_strings":["ASIC Advantage, Inc., Sunnyvale, CA. 94089. shailesh.nerurkar@asicadvantage.com","ASIC Advantage, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"ASIC Advantage, Inc., Sunnyvale, CA. 94089. shailesh.nerurkar@asicadvantage.com","institution_ids":["https://openalex.org/I4210117978"]},{"raw_affiliation_string":"ASIC Advantage, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210117978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011130237","display_name":"Stephen Colaco","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103581","display_name":"Advantage Forensics (Canada)","ror":"https://ror.org/00v0haz73","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210103581"]},{"id":"https://openalex.org/I4210117978","display_name":"Advantageous Systems (United States)","ror":"https://ror.org/02nqpk824","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117978"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Stephen Colaco","raw_affiliation_strings":["ASIC Advantage, Inc., Sunnyvale, CA. 94089. steven@asicadvantage.com","ASIC Advantage, Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"ASIC Advantage, Inc., Sunnyvale, CA. 94089. steven@asicadvantage.com","institution_ids":["https://openalex.org/I4210103581"]},{"raw_affiliation_string":"ASIC Advantage, Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210117978"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016582938"],"corresponding_institution_ids":["https://openalex.org/I61937129"],"apc_list":null,"apc_paid":null,"fwci":0.324,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.61890628,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"812","last_page":"815"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.9659788608551025},{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.7681626677513123},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.6938381195068359},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6468321681022644},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5915722846984863},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5831804275512695},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5555574297904968},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5225557684898376},{"id":"https://openalex.org/keywords/cascaded-integrator\u2013comb-filter","display_name":"Cascaded integrator\u2013comb filter","score":0.5099345445632935},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.45559266209602356},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.43972548842430115},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.432700514793396},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4244092106819153},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4015026390552521},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39186015725135803},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.272064208984375},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19539791345596313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1889946162700653},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.16648036241531372},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.10457471013069153}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.9659788608551025},{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.7681626677513123},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6938381195068359},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6468321681022644},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5915722846984863},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5831804275512695},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5555574297904968},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5225557684898376},{"id":"https://openalex.org/C185455795","wikidata":"https://www.wikidata.org/wiki/Q1046877","display_name":"Cascaded integrator\u2013comb filter","level":5,"score":0.5099345445632935},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.45559266209602356},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.43972548842430115},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.432700514793396},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4244092106819153},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4015026390552521},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39186015725135803},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.272064208984375},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19539791345596313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1889946162700653},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.16648036241531372},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.10457471013069153}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511115","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1479827096","https://openalex.org/W1494346295","https://openalex.org/W1588325984","https://openalex.org/W1766888123","https://openalex.org/W2123135716","https://openalex.org/W2149703909","https://openalex.org/W2153821160","https://openalex.org/W2540812432","https://openalex.org/W6682850026","https://openalex.org/W6728846419"],"related_works":["https://openalex.org/W2123014996","https://openalex.org/W2236371123","https://openalex.org/W2555061060","https://openalex.org/W2122784750","https://openalex.org/W2405905509","https://openalex.org/W2359851337","https://openalex.org/W2187820340","https://openalex.org/W3170745555","https://openalex.org/W2898554372","https://openalex.org/W2184798135"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"deal":[4],"with":[5],"the":[6,23,27,82,85,102],"design":[7],"and":[8,40,49,59,71],"practical":[9],"implementation":[10],"of":[11,95],"a":[12,92],"decimation":[13,24,34,78,87],"filter":[14,25,35,52,88],"used":[15],"for":[16],"high":[17],"performance":[18],"audio":[19],"applications.":[20],"We":[21],"implemented":[22,54],"using":[26,38,46,55],"canonic":[28],"signed":[29],"digit":[30],"(CSD)":[31],"representation.":[32],"The":[33,51,65],"was":[36,44,53],"simulated":[37],"Matlab,":[39],"its":[41],"complete":[42],"architecture":[43,67,89],"realized":[45],"DSP":[47],"Blockset":[48],"Simulink.":[50],"Mentor":[56],"Graphic":[57],"ModelSim":[58],"Calibre":[60],"Tool":[61],"in":[62,98],"FPGA":[63],"technology.":[64],"resulting":[66],"is":[68],"hardware":[69,93],"efficient":[70],"consumes":[72],"less":[73],"power":[74,103],"compared":[75],"to":[76,81,91],"conventional":[77],"filters.":[79],"Compared":[80],"comb-FIR-FIR-FIR":[83],"architecture,":[84],"designed":[86],"contributes":[90],"saving":[94],"69":[96],"%;":[97],"addition,":[99],"it":[100],"reduces":[101],"dissipation":[104],"by":[105],"28":[106],"%,":[107],"respectively.":[108]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}