{"id":"https://openalex.org/W2001531861","doi":"https://doi.org/10.1109/icecs.2007.4511082","title":"A Capacitor Mismatch- and Nonlinearity-Insensitive 1.5-bit Residue Stage for Pipelined ADCs","display_name":"A Capacitor Mismatch- and Nonlinearity-Insensitive 1.5-bit Residue Stage for Pipelined ADCs","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2001531861","doi":"https://doi.org/10.1109/icecs.2007.4511082","mag":"2001531861"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000415085","display_name":"Mehdi Saberi","orcid":"https://orcid.org/0000-0002-4222-7532"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mehdi Saberi","raw_affiliation_strings":["Integrated Systems Lab., EE Dept., Ferdowsi University of Mashhad, Mashhad, I.R.Iran","Ferdowsi University of Mashhad Mashhad"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab., EE Dept., Ferdowsi University of Mashhad, Mashhad, I.R.Iran","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"Ferdowsi University of Mashhad Mashhad","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101600647","display_name":"Reza Lotfi","orcid":"https://orcid.org/0000-0002-8422-1809"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Reza Lotfi","raw_affiliation_strings":["Integrated Systems Lab., EE Dept., Ferdowsi University of Mashhad, Mashhad, I.R.Iran. rlotfi@ieee.org","Ferdowsi University of Mashhad Mashhad"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab., EE Dept., Ferdowsi University of Mashhad, Mashhad, I.R.Iran. rlotfi@ieee.org","institution_ids":["https://openalex.org/I86958956"]},{"raw_affiliation_string":"Ferdowsi University of Mashhad Mashhad","institution_ids":["https://openalex.org/I86958956"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000415085"],"corresponding_institution_ids":["https://openalex.org/I86958956"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09888022,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"677","last_page":"680"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.8845239877700806},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7019936442375183},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.61225825548172},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5761374831199646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5658676624298096},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.47798818349838257},{"id":"https://openalex.org/keywords/residue","display_name":"Residue (chemistry)","score":0.4769241511821747},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.4667629897594452},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.4626162350177765},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.42210516333580017},{"id":"https://openalex.org/keywords/single-stage","display_name":"Single stage","score":0.41986653208732605},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.41225332021713257},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3729203939437866},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29769420623779297},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22278252243995667},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1714075207710266},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.12128561735153198},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.10602068901062012}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.8845239877700806},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7019936442375183},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.61225825548172},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5761374831199646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5658676624298096},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.47798818349838257},{"id":"https://openalex.org/C2781338088","wikidata":"https://www.wikidata.org/wiki/Q903495","display_name":"Residue (chemistry)","level":2,"score":0.4769241511821747},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.4667629897594452},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.4626162350177765},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.42210516333580017},{"id":"https://openalex.org/C3020376581","wikidata":"https://www.wikidata.org/wiki/Q16866784","display_name":"Single stage","level":2,"score":0.41986653208732605},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.41225332021713257},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3729203939437866},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29769420623779297},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22278252243995667},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1714075207710266},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.12128561735153198},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.10602068901062012},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1499774149","https://openalex.org/W2007522765","https://openalex.org/W2109627118","https://openalex.org/W2121875921","https://openalex.org/W2128956925","https://openalex.org/W2153840730","https://openalex.org/W2601348765","https://openalex.org/W6676331882","https://openalex.org/W6735560012"],"related_works":["https://openalex.org/W2411923897","https://openalex.org/W4394546135","https://openalex.org/W4285347720","https://openalex.org/W4200259850","https://openalex.org/W2333831899","https://openalex.org/W2484894494","https://openalex.org/W2367385042","https://openalex.org/W4380490697","https://openalex.org/W2107150885","https://openalex.org/W2778446061"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"novel":[4],"structure":[5,36],"for":[6,10],"1.5-bit":[7],"residue":[8],"stages,":[9],"use":[11],"in":[12,38,47,49,56],"pipelined":[13],"ADCs,":[14],"is":[15,22,41],"proposed":[16,35,68],"where":[17],"the":[18,27,30,50,64,67],"stage":[19],"transfer":[20],"characteristic":[21],"almost":[23],"insensitive":[24],"to":[25],"neither":[26],"mismatches":[28],"nor":[29],"non-linearities":[31],"of":[32,66],"capacitors.":[33],"The":[34],"working":[37],"three":[39],"phases":[40],"based":[42],"on":[43],"putting":[44],"charged":[45],"capacitors":[46],"series":[48],"opamp":[51],"feedback":[52],"loop.":[53],"Circuit":[54],"simulations":[55],"0.18":[57],"\u03bcm":[58],"standard":[59],"digital":[60],"CMOS":[61],"technology":[62],"confirm":[63],"effectiveness":[65],"configuration.":[69]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}