{"id":"https://openalex.org/W2142002017","doi":"https://doi.org/10.1109/icecs.2007.4511076","title":"An Open Loop Phase Shifter and Frequency Synthesizer","display_name":"An Open Loop Phase Shifter and Frequency Synthesizer","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2142002017","doi":"https://doi.org/10.1109/icecs.2007.4511076","mag":"2142002017"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113684004","display_name":"Sarang Kazemi Nia","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Sarang Kazemi Nia","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, Iran. E-Mail: st_s.kazeminia@urmia.ac.ir","Microelectronics Research Laboratory, Urmia University, Urmia, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran. E-Mail: st_s.kazeminia@urmia.ac.ir","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113684005","display_name":"Kheirollah Hadidi","orcid":null},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Kheirollah Hadidi","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, Iran. kh.hadidi@urmia.ac.ir","Microelectronics Research Laboratory, Urmia University, Urmia, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran. kh.hadidi@urmia.ac.ir","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035961114","display_name":"Abdollah Khoei","orcid":"https://orcid.org/0000-0002-2715-9762"},"institutions":[{"id":"https://openalex.org/I38476204","display_name":"Urmia University","ror":"https://ror.org/032fk0x53","country_code":"IR","type":"education","lineage":["https://openalex.org/I38476204"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Abdollah Khoei","raw_affiliation_strings":["Microelectronics Research Laboratory, Urmia University, Urmia, Iran. a.khoei@urmia.ac.ir","Microelectronics Research Laboratory, Urmia University, Urmia, Iran"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran. a.khoei@urmia.ac.ir","institution_ids":["https://openalex.org/I38476204"]},{"raw_affiliation_string":"Microelectronics Research Laboratory, Urmia University, Urmia, Iran","institution_ids":["https://openalex.org/I38476204"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113684004"],"corresponding_institution_ids":["https://openalex.org/I38476204"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16873085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"653","last_page":"656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6809285283088684},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5878881216049194},{"id":"https://openalex.org/keywords/phase-shift-module","display_name":"Phase shift module","score":0.5726634860038757},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5678654909133911},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5665190815925598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5059546828269958},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.503513514995575},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4864461421966553},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.46583738923072815},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.4396141469478607},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4308118522167206},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4251420497894287},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4251285493373871},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42453616857528687},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31246569752693176},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.3101162612438202},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20737597346305847},{"id":"https://openalex.org/keywords/insertion-loss","display_name":"Insertion loss","score":0.127462238073349},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10885462164878845}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6809285283088684},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5878881216049194},{"id":"https://openalex.org/C103864889","wikidata":"https://www.wikidata.org/wiki/Q4480524","display_name":"Phase shift module","level":3,"score":0.5726634860038757},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5678654909133911},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5665190815925598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5059546828269958},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.503513514995575},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4864461421966553},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.46583738923072815},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.4396141469478607},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4308118522167206},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4251420497894287},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4251285493373871},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42453616857528687},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31246569752693176},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3101162612438202},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20737597346305847},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.127462238073349},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10885462164878845},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icecs.2007.4511076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1573242351","https://openalex.org/W1594101521","https://openalex.org/W1998284495"],"related_works":["https://openalex.org/W3145870900","https://openalex.org/W2350523680","https://openalex.org/W2353586717","https://openalex.org/W2371350995","https://openalex.org/W2379961307","https://openalex.org/W2021767931","https://openalex.org/W2376421545","https://openalex.org/W2544336511","https://openalex.org/W2374761771","https://openalex.org/W2354027044"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,29],"new":[4],"open-loop":[5],"phase":[6],"shifter":[7],"and":[8,73],"frequency":[9,65],"synthesizer":[10],"which":[11,51],"can":[12,66],"be":[13,40,53,67],"implemented":[14],"by":[15,69],"small":[16],"hardware.":[17],"In":[18],"the":[19,22,33,43],"proposed":[20],"method":[21],"differential":[23,30],"square":[24],"wave":[25],"is":[26],"converted":[27],"to":[28],"ramp.":[31],"Then":[32],"cross":[34],"point":[35,45],"of":[36,46],"two":[37],"ramps":[38],"will":[39,52],"detected":[41],"as":[42],"middle":[44],"high":[47],"or":[48],"low":[49],"duration":[50],"full-range":[54],"recovered":[55],"for":[56],"90\u00b0":[57],"shifting":[58],"operation.":[59],"Four":[60],"phases":[61],"in":[62,81],"10":[63],"MHz":[64],"generated":[68],"3mW":[70],"power":[71],"consumption":[72],"60\u03bc\u00d760\u03bc":[74],"area.":[75],"All":[76],"circuits":[77],"have":[78],"been":[79],"simulated":[80],"0.35\u03bc":[82],"CMOS":[83],"technology.":[84]},"counts_by_year":[],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2025-10-10T00:00:00"}