{"id":"https://openalex.org/W2133389615","doi":"https://doi.org/10.1109/icecs.2007.4511022","title":"A Simple and Accurate Model of Input capacitance for Power Estimation in CMOS logic","display_name":"A Simple and Accurate Model of Input capacitance for Power Estimation in CMOS logic","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2133389615","doi":"https://doi.org/10.1109/icecs.2007.4511022","mag":"2133389615"},"language":"en","primary_location":{"id":"doi:10.1109/icecs.2007.4511022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Department of Information Engineering, University of Siena, Siena, Italy. malioto@dii.unisi.it"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Siena, Siena, Italy. malioto@dii.unisi.it","institution_ids":["https://openalex.org/I102064193"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5052037141"],"corresponding_institution_ids":["https://openalex.org/I102064193"],"apc_list":null,"apc_paid":null,"fwci":0.357,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67411567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"431","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.8000799417495728},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7886329889297485},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6218064427375793},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5818108320236206},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5579066872596741},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5436515212059021},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5386336445808411},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5310110449790955},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4349532127380371},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3780897259712219},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25085991621017456},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.123867928981781}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.8000799417495728},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7886329889297485},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6218064427375793},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5818108320236206},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5579066872596741},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5436515212059021},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5386336445808411},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5310110449790955},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4349532127380371},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3780897259712219},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25085991621017456},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.123867928981781},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/icecs.2007.4511022","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icecs.2007.4511022","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 14th IEEE International Conference on Electronics, Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/17398","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/17398","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1501443680","https://openalex.org/W1527137186","https://openalex.org/W1533614470","https://openalex.org/W1999129699","https://openalex.org/W2102580073","https://openalex.org/W3143002681","https://openalex.org/W4243164749"],"related_works":["https://openalex.org/W2144789955","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2147392939","https://openalex.org/W2113058922","https://openalex.org/W2031341053","https://openalex.org/W1981776476","https://openalex.org/W2124196078","https://openalex.org/W2136396860","https://openalex.org/W2575331564"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3,35,103],"analytical":[4,57],"model":[5,17,54,92],"of":[6,10,23],"the":[7,20,24,38,41],"input":[8],"capacitance":[9,26],"nanometer":[11],"CMOS":[12,117],"gates":[13],"is":[14,49,55,69,81,93,112],"proposed.":[15],"The":[16,53,91],"accounts":[18],"for":[19,84,114],"non-linear":[21],"behavior":[22],"gate":[25],"in":[27,88],"sub-100":[28],"nm":[29],"technologies,":[30],"and":[31,71],"allows":[32],"to":[33,46,64,95],"gain":[34],"insight":[36],"into":[37],"dependence":[39],"on":[40],"supply":[42],"voltage.":[43],"Its":[44],"application":[45],"power":[47],"modeling":[48,87],"explicitly":[50],"dealt":[51],"with.":[52],"fully":[56],"hence":[58],"no":[59],"look-up":[60],"tables":[61],"are":[62],"needed":[63],"implement":[65],"it.":[66],"Moreover,":[67],"it":[68,80],"simple":[70],"does":[72],"not":[73],"require":[74],"simulations":[75],"or":[76],"fitting":[77],"parameters,":[78],"thus":[79],"well":[82,97],"suited":[83],"efficient":[85],"gate-level":[86],"automated":[89],"design.":[90],"shown":[94],"agree":[96],"with":[98],"circuit":[99],"simulation":[100],"results,":[101],"as":[102,105,107],"error":[104],"low":[106],"a":[108,115],"few":[109],"percentage":[110],"points":[111],"found":[113],"90-nm":[116],"technology.":[118]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-03-20T20:47:17.329874","created_date":"2016-06-24T00:00:00"}